INTRODUCTION

Fairchild Semiconductor’s NM24C EEPROMs are designed to interface with Inter-Integrated Circuit (I2C) buses and hardware. Fairchild’s electrically erasable programmable read only memories (EEPROMs) offer valuable security features (write protection), two write modes, three read modes and a wide variety of memory sizes. Applications for the I2C bus and NM24C memories are included in SANs (small-area networks), stereos, televisions, automobiles and other scaled-down systems that don’t require tremendous speeds but instead cost efficiency and design simplicity.

I2C BACKGROUND

The I2C bus configuration is an amalgam of microcontrollers and peripheral controllers. By definition: a device that transmits signals onto the I2C bus is the “transmitter” and a device that receives signals is the “receiver”; a device that controls signal transfers on the line in addition to controlling the clock frequency is the “master” and a device that is controlled by the master is the “slave”. The master can transmit or receive signals to or from a slave, respectively, or control signal transfers between two slaves, where one is the transmitter and the other is the receiver. It is possible to combine several masters, in addition to several slaves, onto an I2C bus to form a multimaster system. If more than one master simultaneously tries to control the line, an arbitration procedure decides which master gets priority. The maximum number of devices connected to the bus is dictated by the maximum allowable capacitance on the lines, 400 pF, and the protocol’s addressing limit of 16k; typical device capacitance is 10 pF. Up to eight EEPROMs can be connected to an I2C bus, depending on the size of the memory device implemented.

Simplicity of the I2C system is primarily due to the bidirectional 2-wire design, a serial data line (SDA) and serial clock line (SCL), and to the protocol format. Because of the efficient 2-wire configuration used by the I2C interface compared to that of the MICROWIRE™ and SPI interface, reduced board space and pin count allows the designer to have more creative flexibility while reducing interconnecting cost.

OPERATING Fairchild SEMICONDUCTOR’S NM24Cs

The NM24C EEPROMs require only six simple operating codes for transmitting or receiving bits of information over the 2-wire I2C bus. These fields are explained in greater detail below and briefly described hereafter: a start bit, a 7-bit slave address, a read/write bit which defines whether the slave is a transmitter or receiver, an acknowledge bit, message bits divided into 8-bit segments and a stop bit.

For efficient and faster serial communication between devices, the NM24C Family features page write and sequential read.

The NM24C03/C05/C09/C16/C17 Family offers a security feature in addition to standard features found in the NM24C02/C04/C08/C16 Family. The security feature is beneficial in that it allows Read Only Memory (ROM) to be implemented in the upper half of the memory to prevent any future programming in that particular chip section; the remaining memory that has not been write protected can still be programmed. The security feature in the NM24C03/C05/C09/C17 Family does not require immediate implementation when the device is interfaced to the I2C bus, which gives the designer the option to choose this feature at a later date. Table 1 displays the following parameters: memory content, write protect and the maximum number of individual I2C EEPROMs allowed on an I2C bus at one time if the total line capacitance is kept below 400 pF.

Code used to interface the NM24Cs with Fairchild Semiconductor’s COP8™ Microcontroller Family is listed in a latter section of this application note for further information to the reader.

### TABLE 1.

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Number of 256x8 Page Blocks</th>
<th>Write Protect Feature</th>
<th>Max. Parts</th>
</tr>
</thead>
<tbody>
<tr>
<td>NM24C02</td>
<td>1</td>
<td>No</td>
<td>8</td>
</tr>
<tr>
<td>NM24C03</td>
<td>1</td>
<td>Yes</td>
<td>8</td>
</tr>
<tr>
<td>NM24C04</td>
<td>2</td>
<td>No</td>
<td>4</td>
</tr>
<tr>
<td>NM24C05</td>
<td>2</td>
<td>Yes</td>
<td>4</td>
</tr>
<tr>
<td>NM24C08</td>
<td>4</td>
<td>No</td>
<td>2</td>
</tr>
<tr>
<td>NM24C09</td>
<td>4</td>
<td>Yes</td>
<td>2</td>
</tr>
<tr>
<td>NM24C16</td>
<td>8</td>
<td>No</td>
<td>1</td>
</tr>
<tr>
<td>NM24C17</td>
<td>8</td>
<td>Yes</td>
<td>1</td>
</tr>
</tbody>
</table>

I2C™ is a trademark of Philips.
Start Condition
— Clock and Data line high (Bus free)
— Change Data line from high to low
— After $t_{HS(Min)} = 4 \mu s$ the master supplies the clock

Acknowledge
— Transmitting device releases the Data line
— The receiving device pulls the Data line low during the ACK-clock if there is no error
— If there is no ACK, the master will generate a Stop Condition to abort the transfer

Stop Condition
— Clock line goes high
— After $t_{HP(Min)} = 4.7 \mu s$ the Data lines go high
— The master maintains the Data and Clock line high
— Next Start Condition after $t_{FB(Min)} = 4.7 \mu s$ is possible
START/STOP CONDITIONS

If both the data and clock lines are HIGH, the bus is not busy. To attain control of the bus, a start condition is needed from a master; and to release the lines, a stop condition is required.

Start Condition: HIGH-to-LOW transition of the data line while the clock line is in a HIGH state.
Stop Condition: LOW-to-HIGH transition of the data line while the clock line is in a HIGH state.

The master always generates the start and stop conditions. After the start condition the bus is in the busy state. The bus becomes free after the stop condition.

DATA BIT TRANSFER

After a start condition "S" one databit is transferred during each clock pulse. The data must be stable during the HIGH-period of the clock. The data line can only change when the clock line is at a LOW level.

Normally each data transfer is done with 8 data bits and 1 acknowledge bit (byte format with acknowledge).

ACKNOWLEDGE

Each data transfer needs to be acknowledged. The master generates the acknowledge clock pulse. The transmitter releases the data line (SDA = HIGH) during the acknowledge clock pulse. If there was no error detected, the receiver will pull down the SDA line during the HIGH period of the acknowledge clock pulse.

If a slave receiver is not able to acknowledge, the slave will keep the SDA line HIGH and the master can then generate a STOP condition to abort the transfer.

If a master receiver keeps the SDA line HIGH, during the acknowledge clock pulse the master signals the end of data transmission and the slave transmitter release the data line to allow the master to generate a STOP-condition.

ARBITRATION

Only in multimaster systems.

If more than one device are potential masters and more than one desires access to the bus, an arbitration procedure takes place: if a master transmits a HIGH level and another master transmits a LOW level, the master with the LOW level will get the bus and the other master will release the bus; and the clock line switches immediately to the slave receiver mode. This arbitration could carry on through many bits (address bits and data bits are used for arbitration).

FORMATS

There are three data transfer formats supported:
— Master transmitter writes to slave receiver; no direction change
— Master reads immediately after sending the address byte
— Combined format with multiple read or write transfers.

ADDRESSING

The 7-bit address of an I\(^2\)C device and the direction of the following data is coded in the first byte after the start condition:

```
+-----------------+-----------------+
| MSB | Slave Address | R/W |
+-----------------+-----------------+
```

A "0" on the least significant bit indicates that the master will write information to the selected Slave address device; a "1" indicates that the master will read data from the slave.

Some slave addresses are reserved for future use. These are all addresses with the bit combinations 1111XXX and 0000XXX. The address 00000000 is used for a general call address, for example, to initialize all I\(^2\)C devices (refer to I\(^2\)C bus specification for detailed information).
Master Transmits to Slave, No Direction Change

```
S | Slave Address R/W | A | Data | A | Data | A | P | Data transferred
```

"0" = WRITE

The master becomes a master receiver after first ACK

Master Reads Slave Immediately after First Byte

```
S | Slave Address R/W | A | Data | A | Data | A | P | Data transferred
```

"1" READ

The master becomes a master receiver after first ACK

Combined Formats

```
S | Slave Address R/W | A | Data | A | Data | A | P | Data
```

Read or Write

n bytes Data + ACK

n bytes Data + ACK

S = Start Condition

A = Acknowledge

P = Stop Condition

FIGURE 3. I²C-Bus Transfer Formats

TIMING

The master can generate a maximum clock frequency of 100 KHz. The minimum LOW period is defined as 4.7 µs; the minimum HIGH period width is 4 µs; the maximum rise time on SDA and SCL is 1 µs; and the maximum fall time on SDA and SCL is 300 ns. Figure 4 shows the detailed timing requirements.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>tSCL</td>
<td>SCL Clock Frequency</td>
<td>0</td>
<td>100</td>
<td>kHz</td>
</tr>
<tr>
<td>tBUF</td>
<td>Time the Bus Must Be Free before a New Transmission Can Start</td>
<td>4.7</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>tHD:STA</td>
<td>Hold Time Start Condition. After this Period the First Clock Pulse is Generated</td>
<td>4.0</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>tLOW</td>
<td>The LOW Period of the Clock</td>
<td>4.7</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>tSU:STA</td>
<td>Setup Time for Start Condition (Only Relevant for a Repeated Start Condition)</td>
<td>4.7</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>tHD:DAT</td>
<td>Data in Hold Time</td>
<td>5</td>
<td>0 (Note 1)</td>
<td>µs</td>
</tr>
<tr>
<td>tSU:DAT</td>
<td>Setup Time Data</td>
<td>250</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tR</td>
<td>Rise Time of Both SDA and SCL Lines</td>
<td>1</td>
<td></td>
<td>µs</td>
</tr>
<tr>
<td>tF</td>
<td>Fall time of Both SDA and SCL Lines</td>
<td>300</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>tSU:STO</td>
<td>Setup Time for Stop Condition</td>
<td>4.7</td>
<td></td>
<td>µs</td>
</tr>
</tbody>
</table>

Note 1: Note that a transmitter must internally provide at least a hold time to bridge the undefined region (max. 300 ns) of the falling edge of SCL.

FIGURE 4. I²C-Bus Timing Requirements
SOFTWARE TASKS

I. Write fixed values to EEPROM cells
II. Read values back from EEPROM and save in RAM locations from COP

Note: I2C Bus Modes Used:
 Master SDA → Slave Receiver
 Transmitter SCL →
 Master Receiver SCL → Slave Receiver

REMARKS

— The I2C bus, 2-wire serial interface generally requires a pull-up resistor on the SDA line and the SCL line, depending on whether TTL or CMOS hardware interfacing exists.
— I2C bus compatible μC’s or peripherals have OPEN DRAIN outputs at SDA and SCL.
— COP800 does not have OPEN DRAIN outputs, but the “bus requirements” can be met by switching SDA and SCL connections into TRI-STATE® for the following cases:
  The bus is not accessed
  A slave has to send an acknowledge bit.
— MICROWIRE cannot be used for I2C bus operations.
— Current sink capability on SDA and SCL must be 3 mA to maintain “Low Level” (an I2C bus spec.).
.TITLE IIC - EEPROM ROUTINES
.INCLD COP800.INC
.CHIP 840
.LIST X '21

* * * TASK RELATED RAM - DECLARE * * *

EEADR = 002 ; ADDRESS OF EEPROM
EEWRD = 003 ; WORD ADDRESS EEPR.
EEDAT1 = 004 ; DATA TO EECELL
EEDAT2 = 005 ; SECOND BYTE
FLAG = 010 ; FLAG-WORD
EEREAD = 012 ; READ-DATA FROM EE
=E 013 ; SECOND BYTE
=E 014 ; THIRD BYTE
=E 015 ; FOURTH BYTE
BITCO = 0F0 ; COUNTER FOR BITSHFT

INIT:
LD SP, #06F
LD B, PORTLD ; INIT LS, LE FOR EE-
LD [B+], #00C ; OPERATIONS
LD [B], #00C
LD B, #EEDAT2 ; INIT RAMS
LD [B-], #034 ; FIXED VALUES FOR
LD [B-], #012 ; EEWRITE (2 BYTES)
LD [B-], #0A0 ; MIRROR OF #05
LD [B] #025 ; MIRROR OF “A5”

; * * * * * * * * * * * * * * * * * * * * * * * * * * *
; EXAMPLE: IF ADDRESS BYTES IS “1010 01X THEN *
; STORE: “X010 0101                                  *
; INTO RAM (X=0/1; WRITE/READ)                        *
; * * * * * * * * * * * * * * * * * * * * * * * * * * *
LD PSW, #00 ; LOAD PSW
LD CNTRL, #00 ; AND CNTRL REG.
LD FLAG, #0 .FORM

; * * * * * * * * * * * * * * * * * * * * * * * * * * *
; * * * * DO WRITE TO EE-PROM * * * *
; * * * * * * * * * * * * * * * * * * * * * * * * * * *

; (2 BYTE SUCCESSIVE WRITE)
SBIT 0, FLAG ; SET FLAG FOR WRITE
LD B, PORTLD ; POINT LPORT DAT REG.
                    ; TO MODIFY “SDA, SCL”
RBIT 2 [B], ; PREPARE FOR START
JSR STACON ; CONDITION.
JSR WAIT ; AFTER WRITE TO EE.
                    ; WAIT FOR > THAT 40
* * * * * * * * * * * * * * *
* DO THE START CONDITION *
* AND SHIFT OUT ADDRESS * *
* BYTE AND WORD-ADDRESS * *
* * * * * * * * * * * * * * *

STACON:
RBIT 3,
LD B, #EEADR
PORTLD ;FINISH START COND.
LB, ;PREPARE TO CLOCK
PORTLD ;OUT ADDRESS.

LOPA:
LD BITCO, #008
;DO SETS OF 8 BITS

LOPA 1:
IFBIT 0, [B] ;SWITCH SDA BEFORE
JP ONE, ;SCL
RBIT 2, PORTLD ;SET BIT LEVEL "0"
JP CLK

ONE:
SBIT 2, PORTLD ;SET BIT LEVEL "1"
JP CLK ;ENSURE SAME BIT
LENGTH

CLK:
SBIT 3, PORTLD ;DO CLOCK PULSE
NOP
NOP
RBIT 3, PORTLD ;ENSURE >4USEC
RBIT 2, PORTLD ;SWITCH ALSO SDA LOW
.FORM

LD A, [B] ;ROTATE BYTE ONE
RRC A, ;BIT POS. RIGHT
X A, [B] ;AND SAVE
DRSZ BITCO ;CHECK IF 8 BITS
JP LOPA1, ;SHIFTED
LD A, [B+] FLAG ;DECREMENT 8
IFBIT 1, GETDAT ;CHECK IF READ
JMP, ;3RD BYTE IS NEXT?
JSR ACK, ;IF SO, THEN READ.
IFBNE #04 ;GET ACKNOWLEDGED
;WHEN 8 BITS ARE
FLAG ;SHIFTED.

IFBIT 0, JP CEC1
JMP LOPA
IFBNE #04 ;OR WRITE OPERATION.
JMP LOPA
RET

CEC1:
IFBNE #06 ;1ST AND 2ND DATA-
JMP LOPA ;BYTE (3RD + 4TH)
LD B, #EEDAT2 ;INIT RAMS
LD [B-], #078 ;ANOTHER 2 BYTES
LD [B-], #056 ;OF FIXED DATA
LD [B-], #0E0 ;MIRROR OF #07
LD [B], #025 ;MIRROR OF “A5”

;TO MODIFY “SDA, SCL”
RBIT 2, [B], ;PREPARE FOR START
JSR STACON, ;CONDITION.
JSR WAIT, ;AFTER WRITE TO EE.

;WAIT FOR > THAN 40
;MSEC TO PROPERLY
;ERASE WRITE.

;NSEC TO PROPERLY
;ERASE WRITE.

LD B, #EEWRD ;INIT RAMS
LD [B-], #0A0 ;MIRROR OF #05
LD [B-], #025 ;MIRROR OF “A5”

;FIRST 2 BYTES SAME AS IF WRITE *
;IN TERMS OF TRNSMIT)
LD B, #PRTLD ;PREPARE
RBIT 2 [B] ;FOR
JSR STACON, ;START COND.

SBIT 2, ;AND SHIFT 1ST
NOP, ;2 BYTES
NOP,
SBIT 3, ;ANOTHER START-
SBIT 1, ;CONDITION

LD B, #EEWRD ;SDA HIGH FIRST.
LD [B-], #0A0 ;INDICATE THAT
LD [B], #0A5 ;3RD BYTE IS NEXT

RBIT 2, [B], ;SDA HIGH FIRST.
JSR STACON

RBIT 1, ;INDICATE THAT
JMP INIT ;3RD BYTE IS NEXT

JMP INIT ;PERFORM ANOTHER

.FLAG ;START

;CLOSE THE LOOP WHEN

;FINISHED
```assembly
STP:
SBIT 3, PORTLD ;ESTABLISH STOP
NOP, ;CONDITION
SBIT 2, PORTLD
RET,
.Form

* * * * * * * * * * * * * * * * * * * *
;** GET 8BIT OF DATA FROM EE-PROM **
* * * * * * * * * * * * * * * * * * * *
.GETDAT:
JSR ACK, ;GET ACKNOWLEDGEMENT
LD B, #EEREAD ;POINT FIRST READ RAM
JP GETDT1 ;AND READ IN

.GETDAT:
JSR ACK, ;ACKNOWLEDGEMENT TO EE-
;PROM WHEN 8 BITS
;ARE SHIFTED IN.

.GETDAT1:
LD BITCO, #008 ;INIT BIT COUNTER
RBIT 2, PORTLC ;BEFORE READING, PUT
RBIT 2, PORTLD ;’SDA’ INTO HIGH-Z

.LOPB:
SBIT 3, PORTLD ;DO CLOCK HIGH
RBIT 7, [B] ;READ IN EEDATA
IFBIT 2, PORTLD ;IN SETS OF 8 BITS
SBIT 7, [B] ;DO CLOCK LOW
RBIT 3, PORTLD ;CHECK IF 8 BITS
DRSZ BITCO, ;ARE SHIFTED
JP SHFT ;INCREMENT B
LD A, [B+], #06 ;CHECK IF 4 BYTES
IFBNE ;PUT L2=0
JMP GETDT, PORTLC ;WHEN TRUE, DO STOP
SBIT 2, ;CONDITION AND
.RETURN

.SHFT:
LD A [B], ;ROTATE BITS ONE
RRC A ;POSITION RIGHT
X A, [B]
JP LOPB

* * * * * * * * * * * * * * * * * * * *
;** SIMPLE ROUTING TO DO 40 MSEC DELAY **
* * * * * * * * * * * * * * * * * * * *
WAIT:
LD OF 1, #.20 ;SIMPLE WAIT LOOP

LOPD:
LD OF 2, #OFF ;TIMEOUT

LOPC:
DRSZ OF2
SP LOPC
DRSZ OF1
JF LOPD
RET

ACK1:
SBIT 2, PORTLC ;INDICATE TO EE-PROM
JP ACLK ;(PUT DATA LINE LOW)

ACK:
RBIT 2, PORTLC PUT DATA-LINE HI-Z

ACLK:
SBIT 3, PORTLD ;8 BITS ARE SHIFTED,
NOP ;DO A DUMMY CLOCK
NOP
RBIT 3, PORTLD ;(FOR ACKNOWLEDGE)
SBIT 2, PORTLC
RET

.END

---

Life Support Policy

Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.