Design of a Simple High-Power-Factor Rectifier
Based on the Flyback Converter

Robert Erickson and Michael Madigan
Dept. of Electrical and Computer Engineering
University of Colorado, Boulder 80309-0425

Sigmund Singer
School of Engineering
Tel-Aviv University, Israel

Abstract

A simple discontinuous conduction mode (DCM) flyback converter, operated open loop, presents an effective resistive load to its power input. It is therefore well-suited as an inexpensive high-power-factor rectifier for office equipment.

An equivalent circuit model for the DCM flyback converter based on the “loss-free resistor” concept is presented. This simple model correctly describes the basic power-processing properties of the converter, including input port resistor emulation, output port power source characteristics, and control characteristics. Based on this model, steady-state design equations are derived and are used in a design example.

Design of the slow output voltage feedback loop is also considered. A small-signal ac model is developed for both the resistive load and the dc-dc converter / voltage regulator load cases. In addition, a simple first-order approximation for the line current distortion and phase shift caused by 120Hz duty cycle variations is derived.

1. Introduction

The poor power factor of conventional peak detection rectifiers is becoming a problem even at the relatively low 100-200 watt level encountered in office equipment. In consequence, an office containing a number of personal computers, copiers, and other electronic equipment may require rewiring of its 120 volt distribution circuits. To avoid this, it is desirable to develop an inexpensive high-power-factor rectifier suitable for power supplies at the 100 or 200 watt level.

Numerous authors have attacked the problem of high-power-factor rectification, a few of which are listed in the references here [1-7]. Nearly all of these involve use of a control scheme which regulates the input line current to be proportional to the line voltage, as in Fig. 1. Most often, a boost converter is used, although any converter capable of voltage step-up can be employed. A second dc-dc converter is then used for isolation and load regulation. An alternative scheme [3] involves operation of a discontinuous conduction mode boost converter at constant duty cycle. Although this results in some waveform distortion, reasonably high power factors can nonetheless be obtained with a very simple control circuit.

A third scheme is discussed here, involving a simple discontinuous conduction mode (DCM) flyback converter operated at constant duty cycle [5]. It is shown that the input port of this converter behaves inherently as a resistor, and hence no additional control is needed to obtain near-unity-power-factor rectification. Transformer isolation and turns ratio can also be obtained. Additional load voltage regulation could then be obtained using a nonisolated dc-dc converter or via three-terminal linear regulators. A block diagram is shown in Fig. 2. Since output voltage regulation is not critical, the system could be further simplified by sensing the output voltage using a third

Fig. 1. A typical scheme employing a continuous conduction mode boost converter, in which the input current is actively controlled for emulation of resistive characteristics.

flyback transformer winding, connected to the primary side ground level. In this paper, the DCM flyback converter is modelled as a loss-free resistor [8], and this model is used to describe the operation of a high power factor rectifier system. A small-signal model is also derived which is suitable for design of the feedback loop necessary to stabilize the dc output voltage. A system design example is discussed and experimental results are described.

Fig. 2. Power factor correction system incorporating a flyback converter operating in discontinuous conduction mode. The system includes rectifier diodes, a high frequency emi filter, the DCM flyback converter, and a slow feedback loop to stabilize the dc output voltage.
In section 2, the “loss-free resistor” (LFR) is shown to represent the basic energy conversion properties of high power factor rectifiers in a relatively simple way. This artifice emphasizes the basic power conversion properties of ideal rectifier systems: the converter ac input port behaves as an effective resistor $R_e$, while the dc output port is a source of power $P(t)$ equal to that consumed by the input port. The magnitude of the power flow is controllable by variation of $R_e$. Furthermore, as shown in section 3, the averaged input and output waveforms of the DCM flyback converter naturally behave in this manner, without addition of feedback. Hence, the loss-free resistor model is useful for prediction of system waveforms such as input line current, output voltage ripple, and transient response, as in section 4. These results are used in conjunction with a computer spreadsheet program in section 5 to design a flyback rectifier which operates with a given range of input voltages and load powers, and which contains transformer isolation.

As in any high-power-factor ac–dc converter, stabilization of the output voltage for changes in load current requires design of a feedback loop which controls the effective input port resistance $R_e$ such that the dc component of the output voltage $v(t)$ is regulated. This loop cannot attempt to remove the line frequency second harmonic (120 Hz) ripple from $v(t)$ since this would degrade the ac line current waveform quality; hence, the crossover frequency of this loop must be much lower than 120 Hz. To design this loop, it is desired to obtain a small-signal model which correctly predicts the system waveform frequency components at the crossover frequency and below. Such a model can be obtained by averaging the system waveforms over an interval equal to the ac line frequency, and is given in section 6. In addition, a simple first-order approximation is derived which allows easy estimation of the degradation of the ac input current waveform quality by 120 Hz duty cycle variations. Generation of line current harmonics and phase shift of the fundamental component are predicted. This approximation provides a simple guideline for shaping the frequency response of the voltage feedback loop.

Operation of an experimental prototype which validates the basic modeling concepts is described in section 7. Conclusions are summarized in section 8.

2. The Ideal Rectifier

It is desired that the ideal single-phase rectifier present a resistive load to the ac system. The ac line current and voltage will then have the same waveshape and will be in phase. Unity power factor rectification is the result.

An equivalent circuit for the ac port of an ideal rectifier is therefore an effective resistance $R_e$, as shown in Fig. 3a. In practice, the converter may also generate switching harmonics, a nonideality which can reduce the power factor if not sufficiently filtered.

Output regulation is accomplished by variation of the effective resistance $R_e$, and hence the value of $R_e$ must depend on a control signal (Fig. 3b). This allows variation of the rectifier power throughput, since the average power consumed by $R_e$ is

$$P_{av} = \frac{v^2_{lm}}{R_e}$$

Note that changing $R_e$ results in a time-varying system, with generation of harmonics. To avoid generation of significant amounts of harmonics and degradation of the power factor, variations in $R_e$ and in the control input must be slow with respect to the ac line frequency.

To the extent that the converter is lossless and contains no independent internal energy storage, the instantaneous power consumed by $R_e$ must appear at the converter output port.

![Diagram of equivalent circuit model for the ideal single-phase rectifier system](image)

**Fig. 3. Development of an equivalent circuit model for the ideal single-phase rectifier system:** (a) the input port should simulate an effective resistance $R_e$; (b) control of the value of $R_e$ and hence of power flow, by a control input $v_{control}$; (c) the output port is a source of constant power $P(t)$ equal to the input power. This two-port network is called a “Loss-Free Resistor.”

Note that the instantaneous power throughput

$$\frac{v^2(t)}{R_e}$$

is dependent only on $v(t)$ and the control input, and is independent of the output port voltage and current. Hence, the output port must behave as a source of constant power, obeying the relation

$$v_2(t) i_2(t) = P(t) = \frac{v^2(t)}{R_e}$$

The power source symbol of Fig. 4 is used to denote such an output characteristic. Note that, unlike the basic current source or voltage source, the power source is inherently a nonlinear device. The power source must not be open- or short-circuited; this is analogous to not allowing ideal voltage sources to be short-circuited or current sources to be open-circuited.

Hence, a (nonlinear) two-port model for the ideal unity power factor single-phase rectifier is as shown in Fig. 3c. The two port model is also called a “Loss-Free Resistor” (LFR) [8] because (1) its input port obeys Ohm's Law, and (2) power entering the input port is transferred directly to the output port without loss of energy. The defining equations of the LFR are

$$i_1(t) = \frac{v_1(t)}{R_e(v_{control})}$$

$$v_2(t) i_2(t) = P(t)$$

$$P(t) = \frac{v^2(t)}{R_e(v_{control})}$$

2.
3. A Simple DCM Flyback Converter Which Obey the LFR Equations

The buck-boost and flyback converters, when operated in discontinuous conduction mode, inherently behave as loss-free resistors. It is shown here that the low-frequency components of the terminal waveforms for these converters, operated open-loop, obey Eqs. (3)-(5).

A high power factor rectifier system employing a flyback converter operating in discontinuous conduction mode (with additional output voltage feedback) is diagrammed in Fig. 2, and typical waveforms are given in Fig. 5. Let us average the converter input and output waveforms to determine their low-frequency components [9].

The peak magnetizing current, referred to the secondary, is

$$i_{pk} = \frac{v_{pk}}{n L} T_s$$

where $L$ is the flyback transformer/inductor magnetizing inductance, referred to the secondary, $D$ is the transistor duty cycle, and $T_s$ is the switching period.

The converter average input current is

$$\langle i_k \rangle = \frac{1}{T_s} \int_0^{T_s} i_k(t) \, dt = \frac{D i_{pk}}{2 n}$$

Substitution of Eq. (6) into Eq. (7) yields

$$\langle i_k \rangle = \frac{v_{pk}}{n}$$

where $R_e = \frac{2 n^2 L}{D^2 T_s}$.

Hence, the average, or low frequency component, of the converter input current obeys Ohm’s Law. The effective resistance $R_e$ is controllable by variation of the switch duty cycle $D$.

The average output current is

$$\langle i_o \rangle = \frac{1}{T_s} \int_0^{T_s} i_o(t) \, dt = \frac{D i_{pk}}{2}$$

where $D T_s$ is the length of the output diode conduction interval. The quantity $D_s$ can be found by solving for the time $(D+D_s)T_s$ at which the magnetizing current reaches zero; the result is

$$D_s = \frac{V_m}{R_e}$$

Substitution of Eqs. (6), (9), and (11) into Eq. (10) and rearrangement of terms yields

$$\langle i_o \rangle v = \frac{V_m}{R_e}$$

Hence, the converter output port behaves as a source of constant power

$$P = \frac{V_m^2}{R_e}$$

equal to the power consumed by the converter input port. The loss-free resistor model of Fig. 3c applies, and an equivalent circuit for this system is given by Fig. 6.

Typical system waveforms are shown in Fig. 7. In a well-designed system, the EMI filter attenuates the switching harmonics of $i_k(t)$, but does not affect the low frequency components of $v_k(t)$ or $i_k(t)$. The converter input voltage is therefore a rectified sinusoid,

$$v_k(t) = v_{pk} \left| \sin \omega t \right|$$

and, by use of Eq. (9), the low frequency component of the converter input current is

$$\langle i_k(t) \rangle = \frac{V_m}{R_e} \left| \sin \omega t \right|$$

Here, the input voltage $v_k(t)$ is assumed to be zero at $t=0$. Hence, the averaged model predicts that the instantaneous input power is

$$P(t) = v_k(t) \langle i_k(t) \rangle = \frac{V_m^2}{2 R_e} \sin^2 \omega t$$

$$= \frac{V_m^2}{2 R_e} (1 - \cos 2\omega t)$$

**Fig. 5.** Typical input and output current waveforms of the discontinuous conduction mode flyback converter cell.

**Fig. 6.** Rectifier system averaged equivalent circuit. The flyback converter is modeled as a loss-free resistor.
Output voltage ripple

With a sufficiently large output filter capacitor C, the peak output voltage ripple \( \Delta V \) is small compared to the dc component of output voltage \( V \). The power source \( P(t) \) then operates at nearly constant voltage, and the output current is given by

\[
i_2(t) \equiv \frac{P(t)}{V} = \frac{V_{1,\text{rms}}}{R_e} \left(1 - \cos 2\omega t\right) \tag{23}\]

With small voltage ripple \( \Delta V \ll V \), the ac component of \( i_2(t) \) flows essentially through the output filter capacitor C while the dc component flows into the load. Hence, the output filter capacitor current is given by

\[
C \frac{dv_2(t)}{dt} = - \frac{V_{1,\text{rms}}}{R_e} \cos 2\omega t \tag{24}\]

The magnitude of the peak voltage ripple \( \Delta V \) can be found by integration of this expression and substitution of Eq. (20). The result is

\[
\Delta V \approx \frac{V}{2\omega RC} \tag{25}\]

This approximation is valid provided that \( 2\omega RC \gg 1 \). It states that the output RC natural frequency should be chosen sufficiently lower than the ac line second harmonic frequency \( 2\omega \). In the case where output capacitor equivalent series resistance is significant, Eq. (25) becomes

\[
\frac{\Delta V}{V} \approx \frac{1}{2\omega RC} \left(\frac{R}{R_e} - 1\right) \tag{26}\]

An exact solution of the steady-state ripple waveforms, as well as the open-loop transient response, is also possible. The converter output node equation is

\[
C \frac{dv_2(t)}{dt} = i_2(t) - \frac{V_2(t)}{R} \tag{27}\]

Substitute \( i_2(t) = P(t)/V_2(t) \), and multiply by \( v_2(t) \):

\[
C \frac{dv_2(t)}{dt} = P(t) - \frac{V_2^2(t)}{R} \tag{28}\]

This equation states that the power flowing into the output filter capacitor C is equal to the difference between the converter power throughput \( P(t) \) and the load power \( v_2(t)^2/R \). Although this equation is nonlinear in \( v_2(t) \), it can nonetheless be solved exactly using energy arguments. Let \( E_C(t) \) be the energy stored in the output capacitor:

\[
E_C(t) = \frac{1}{2} C v_2^2(t) \tag{29}\]

Then the power flowing through the output capacitor is:

\[
\frac{dE_C(t)}{dt} = C \frac{dv_2(t)}{dt} \tag{30}\]

with

\[
v_2(t) = \sqrt{\frac{2E_C(t)}{C}} \tag{31}\]

Elimination of \( v_2(t) \) from Eq. (28) yields

\[
\frac{dE_C(t)}{dt} = \frac{P(t) - 2E_C(t)}{RC} \tag{32}\]

which is a linear first-order differential equation. The solution is

\[
E_C(t) = E_C(0) e^{-RC/t} + \int_0^t e^{(t-\tau)/RC} P(\tau) \, d\tau \tag{33}\]

Substitution of Eqs (16) and (31) yields the solution for the output voltage:

\[
v_2(t) = \sqrt{\frac{2E_C(0)}{C} + \frac{R}{R_e} V_{1,\text{rms}} \left(1 - e^{-2\omega RC}\right)} \left(1 + \frac{1}{1 + (\omega RC)^2} \left(1 + (\omega RC)^2 \cos 2\omega t - \omega RC \sin 2\omega t \right)\right) \tag{34}\]

Fig. 7. Typical system waveforms.
5. Design Example

Given the desired steady state output voltage \( V \), the peak input voltage range \( V_{pk,\text{max}} \geq V_{pk} \geq V_{pk,\text{min}} \), the range of average output power \( P_{\text{max}} \geq \langle P(t) \rangle \geq P_{\text{min}} \), and the switching period \( T_s \), the designer must determine the flyback transformer turns ratio \( n \), the flyback inductance \( L \) (referred to the secondary), and the transistor and diode stresses. Expressions for these quantities are given here, and a comparison is made of the designs using various turns ratios for a sample set of specifications.

To maintain a sinusoidal input current, the converter must operate in the discontinuous conduction mode provided that the flyback inductor current reaches zero before the end of the switching period. This can be expressed as

\[
D_2 < 1 - D
\]

where

\[
D_2 = \frac{V_{pk}(t)}{n V(t)} < 1
\]

It can be seen that the output voltage waveform contains transient, rectification ripple, and steady-state dc components.

The exact steady-state solution can also be found. For large \( t \), Eq. (34) becomes

\[
v_{2}(t) = \sqrt{\frac{R}{L} \cdot V_{1,\text{rms}}} \sqrt{1 - \cos 2 \pi t + 2 \pi t + \frac{\pi^2}{R_C} \sin 2 \pi t}{1 + \pi^2 R_C^2}
\]

The peak ripple can be shown to be

\[
\Delta V = \sqrt{\frac{R}{L} \cdot V_{1,\text{rms}}} \left\{ \sqrt{1 + \frac{1}{2}} \sqrt{1 + \frac{1}{2 (1 + \pi^2 R_C^2)^2}} \right\}
\]

This expression is compared with the approximate relation, Eq. (25), in Fig. 9. It can be seen that the two equations indeed give the same results for \( \pi R C \gg 1 \).

![Fig. 9. Peak output voltage rectification ripple \( \Delta V \): (a) approximate relation, Eq. (25); (b) exact relation, Eq. (36).](image-url)

5. Design Example

Given the desired steady state output voltage \( V \), the peak input voltage range \( V_{pk,\text{max}} \geq V_{pk} \geq V_{pk,\text{min}} \), the range of average output power \( P_{\text{max}} \geq \langle P(t) \rangle \geq P_{\text{min}} \), and the switching period \( T_s \), the designer must determine the flyback transformer turns ratio \( n \), the flyback inductance \( L \) (referred to the secondary), and the transistor and diode stresses. Expressions for these quantities are given here, and a comparison is made of the designs using various turns ratios for a sample set of specifications.

To maintain a sinusoidal input current, the converter must operate in the discontinuous conduction mode provided that the flyback inductor current reaches zero before the end of the switching period. This can be expressed as

\[
D_2 < 1 - D
\]

where

\[
D_2(t) = \frac{V_{pk}(t)}{n V(t)} < 1
\]

Hence, in a given switching period, the converter operates in discontinuous conduction mode provided that

\[
D < \frac{1}{1 + \frac{V_{pk}}{n V}}
\]

The transistor duty cycle \( D \), output voltage \( V \), and turns ratio \( n \) are all presumed to be constant. However, the input voltage \( v(t) \) is a rectified sine wave which varies between 0 and \( V_{pk} \). Hence, the converter will always operate in discontinuous conduction mode provided that

\[
D < \frac{1}{1 + \frac{V_{pk}}{n V}}
\]

From the converter steady state solution, Eq. (22), one can determine the duty cycle which produces the desired output voltage \( V \) for a given peak input voltage \( V_{pk} \):

\[
D = \frac{V}{V_{pk}} - 2K
\]

with

\[
K = \frac{1}{2 \pi R T_s}
\]

Elimination of \( D \) from Eqs. (40) and (41), and solution for \( K \) and \( L \) yields

\[
K < K_{\text{crit}} = \frac{1}{2 (1 + \frac{V}{V_{pk}})^2}
\]

\[
L < L_{\text{crit}} = \frac{R T_s}{4 (1 + \frac{V}{V_{pk}})^2}
\]

The worst case occurs with minimum load resistance \( R \) (maximum power throughput) and minimum peak line voltage \( V_{pk} \). Hence, the secondary flyback inductance \( L \) should be chosen to be

\[
L < L_{\text{crit}, \text{min}} = \frac{R_{\text{min}} T_s}{4 (1 + \frac{V}{V_{pk}})^2}
\]

The designer should choose a value of \( L \) which satisfies this equation.

The rms transistor current can be shown to be

\[
I_{T,\text{rms}} = \frac{V_{pk} D T_s}{n^2 T_s} \sqrt{\frac{D}{6}}
\]

which is greatest at minimum ac line voltage and maximum load power. The transistor blocking voltage is

\[
\frac{n V + V_{pk,\text{min}}}{2}
\]

The rms diode current can be shown to be

\[
I_{D,\text{rms}} = \sqrt{\frac{2}{3}} \frac{(2 K)^{0.75}}{V_{pk} \sqrt{L T_s}}
\]

which is maximum at maximum load current. The diode
blocking voltage is

\[ V = V_{pk} / n \]

(49)

The designs at various values of turns ratio \( n \) can be evaluated using the above equations. The results are shown in Fig. 10 for the specifications:

- rms line voltage: 85-140 V rms
- output voltage: 24 V nominal
- output power: 20-100 W
- switching frequency: 100 kHz

The flyback inductance \( L \) was chosen to be 75% of \( L_{c,smallest} \) calculated from Eq. (42). The values of the parameter \( D \) are then calculated at the maximum and minimum load points using Eq. (42), and the ideal transistor duty cycle was calculated at the maximum and minimum line voltage and load power points using Eq. (41). The transistor and diode worst case stresses were then determined using Eqs. (46)-(49), (42), and (6).

Based on these numbers, values of \( n \) close to 5 appear to give a good compromise between low primary side and low secondary side component stresses. It can be seen from Fig. 10 that this choice will yield the best performance.

### 6. Design of the Output Voltage Feedback Loop

Although the DCM flyback converter is capable of rectification when operated open loop, it is nonetheless desirable to stabilize the output voltage against variations in load power, ac line voltage, and component characteristics. Hence, a voltage feedback loop is necessary. This loop cannot attempt to remove the 120Hz ripple from the output voltage, since doing so would require that \( D_0 \) and \( R_0(Q) \) change significantly at 120Hz. This would introduce significant distortion, phase shift, and power factor degradation into the ac line current waveform. In consequence, the crossover frequency of this loop must be significantly lower than 120Hz.

A small-signal model is described here which correctly predicts the control-to-output transfer function and output impedance of both the DCM flyback converter/rectifier and the general loss-free resistor. It neglects the complicating effects of switching harmonics and 120Hz ripple, and is valid for frequencies sufficiently less than 120Hz. Both resistive and dc converter/regulator loads are treated. In addition, a simple estimate of the effects of 120Hz duty cycle variations is included; this estimate can be used to determine how large the feedback gain at 120Hz can be made without seriously degrading the power factor.

### Small signal ac model

The steps in the derivation of a small-signal ac model, suitable for design of the output voltage feedback loop, are summarized in Fig. 10. The model of Fig. 11a is the result from sections 2 and 3: the converter switching harmonics are removed, but waveform frequency components greater than the switching frequency are correctly modeled, including the 120Hz and dc components of output voltage. It is difficult to use this model in design of the feedback loop because it is highly nonlinear and time-varying.

Since the feedback loop crossover frequency must be much slower than 120Hz, let us attempt to model the 120Hz output ripple. This ripple can be removed from the output portion of the converter model by averaging over one period of the 120Hz waveform; the result is that the power source \( P(t) \) is replaced by its sub-120Hz frequency components,

\[ <P(t)> = \frac{V_1 \cdot \sin(t)}{R_{load}(t)} \]  

(50)

Upon averaging in this manner, the output node equation (Eq. 28) becomes

\[ C \frac{dv_2(t)}{dt} = <P(t)> - P_{load(t)} \]  

(51)

The final step is perturbation of the waveforms about a quiescent operating point and linearization of the result. One then obtains the dc model of Fig. 11b (drawn for the case of a resistive load) and the small-signal ac model of Fig. 11c. The coefficients used in the model are summarized in Tables 1 and 2. Figure 11b is useful for determining the quiescent operating point; no information regarding load conditions can be inferred from Fig. 11c. Figure 11c is useful for determining the various ac transfer functions. The ac resistance \( r_2 \) is derived from the slope of the \( <P(t)> \) power source output characteristic, evaluated at the quiescent operating point. The other coefficients, \( j_2 \) and \( g_2 \), are also derived from the slopes of the \( <P(t)> \) characteristic, taken with respect to \( D(t) \) and \( V_1 \) at the quiescent operating point.

The control-to-output transfer function is

\[ \frac{\hat{v}_2(s)}{\hat{d}(s)} = j_2 R_{load} \frac{1}{1 + \frac{1}{sC R_{load}}} \]  

(52)

where \( \hat{d} \) is a small variation in the duty cycle, and \( \hat{v}_2 \) is the resulting output voltage variation. The line-to-output transfer function is

\[ \frac{\hat{v}_2(s)}{\hat{v}_1, rms(s)} = g_2 R_{load} \frac{1}{1 + \frac{1}{sC R_{load}}} \]  

(53)

Here, the ac line voltage is assumed to be of the form

\[ v_1(t) = r^2 (V_{rms} + \hat{v}_1, rms(t)) \sin(\omega t) \]  

(54)
Table 1. Small Signal AC Model Parameters for General LFR Rectifier Network

<table>
<thead>
<tr>
<th>$g_2$</th>
<th>$j_2$</th>
<th>$r_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-\frac{2}{\sqrt{R_e R_a}}$</td>
<td>$\frac{V_{rms}^2}{V_{rms}^2 \frac{dR_a}{dD}}$</td>
<td>$R$</td>
</tr>
</tbody>
</table>

with $V_2 = V_{rms} \sqrt{\frac{R}{R_e}}$

Table 2. Basic Relations for DCM Flyback Rectifier

<table>
<thead>
<tr>
<th>$R_e$</th>
<th>$\frac{\partial R_a}{\partial D}$</th>
<th>$V_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-\frac{2}{D} R_e$</td>
<td>$\frac{V_{rms}}{n \sqrt{D}}$</td>
<td>$V_2$</td>
</tr>
</tbody>
</table>

Suppose that the converter operates open-loop with

$$D(t) = D_0 + \epsilon \sin(2\omega t + \phi)$$

where $D_0$ is the quiescent operating point (dc component),

$$\epsilon \sin(2\omega t + \phi)$$

the 120 Hz component, and $\phi$ is the phase shift of the duty cycle variation with respect to the ac line voltage. This 120 Hz component of $D(t)$ may be estimated knowing the output voltage ripple and the magnitude and phase of the feedback connection gain at 120 Hz. The input current is then

$$i_g(t) = \frac{v_g(t)}{R_e(D(t))} = \frac{V_{rms}^2 T_s I_0}{2nL} \sin(\omega t)$$

This expression neglects any additional distortion caused by the input rectifier diodes and EM filter. Substitution of Eq. (55) into Eq. (56), application of some trigonometric identities, and rearrangement of terms yields

$$\left[ \begin{array}{c}
\text{fundamental} \\
\text{phase shift term}
\end{array} \right]
\left[ \begin{array}{c}
\text{third harmonic} \\
\text{small terms}
\end{array} \right]
$$

$$i_g(t) = \frac{V_{rms}^2}{R_e (D_0)} \left[ \sin(\omega t) + \frac{\epsilon}{D_0} \cos(\omega t + \phi) 
- \frac{\epsilon^2}{D_0^2} \cos(3\omega t + \phi) \right. \left. + \text{terms of order } \epsilon^3 \right]$$

It can be seen that the ratio of third harmonic magnitude to fundamental magnitude is approximately (to first order in $\epsilon$):

$$\frac{\epsilon}{D_0}$$

Hence, a 10% peak variation in $D(t)$ yields a third harmonic amplitude of approximately 10% of the fundamental.

In addition to generation of harmonics, it can be seen from Eq. (57) that 120 Hz duty cycle variations can introduce phase shift into the fundamental component of the line current, given by (to first order):

$$\Delta \phi(t) = -\tan^{-1} \left( \frac{\epsilon}{D_0} \cos(\phi) \right)$$

Typically, $\phi$ is close to 180°, and this expression reduces to
\[
\tan^{-1}(\epsilon/D_0). \quad \text{Hence, a 10% peak 120Hz variation in } D(t) \text{ yields a line current phase shift of approximately } \tan^{-1}(0.1), \text{ or } 5.7^\circ.
\]

**Example**

Consider a design in which the converter operates at a quiescent (dc component) duty cycle of 0.25 and a quiescent output voltage \( V \) of 25 volts. The output \( 1/2\pi RC \) natural frequency is chosen to be 61 Hz, and hence the output 120Hz peak voltage ripple is estimated using Eq. (25) to be

\[
\Delta V = (25 \text{ volts})(61 \text{ Hz})(120 \text{ Hz}) = 1.25 \text{ volts} \quad (60)
\]

The 120 Hz component of the converter output current \( i_d(t) \) lags the input line voltage by \( 90^\circ \), and the output capacitor voltage lags \( i_d(t) \) by another \( 90^\circ \), so the phase is shifted by \( 180^\circ \).

The feedback connection for this example consists of a voltage divider, reference summing node, proportional-plus-integral controller, and pulse-width modulator, whose composite output voltage-to-duty-cycle gain at 120Hz is 0.05 volt\(^{-1}\) with negligible phase shift. Hence, the magnitude of the 120Hz duty cycle variation is estimated to be

\[
e = (1.25 \text{ volt})(0.05 \text{ volt}^{-1}) = 0.0625 \quad (61)
\]

with a phase shift of

\[
\phi = 180^\circ \quad (62)
\]

Equation (58) predicts that the line current third harmonic relative amplitude will be \( e/D_0 = 0.0625/(0.25) \), or 25% of the fundamental. In addition, the fundamental component is shifted in phase by \( \tan^{-1}(e/D_0) = 14^\circ \). Although these are first order estimates which may have substantial error, they are nonetheless indicative of a significant degradation of the line current waveform.

To improve the waveform quality, the magnitude of the 120Hz duty cycle variation must be reduced. One relatively easy way to do this is to introduce additional high frequency poles into the compensator which reduce the gain at 120Hz without significantly affecting the loop gain at its crossover frequency. Alternatively, one could (1) decrease the overall compensator gain, which also decreases the regulator bandwidth, or (2) increase the output capacitance, which decreases \( \Delta V \) and hence \( e \), but increases the filter capacitor size.

Thus, Eqs. (58) and (59) provide simple estimates of the effect of 120 Hz duty cycle variations on the input line current waveform quality.

**Driving a dc-dc converter / voltage regulator as a load**

The model of Fig. 11c is changed somewhat when a high efficiency dc-dc converter is connected for regulation of the load voltage. It is well-known [11] that the power input of this second converter behaves nearly as a sink of constant power, equal to \( P_{\text{load}}/\eta \), with a negative incremental resistance. A functional system diagram is shown in Fig. 12. The voltage regulation feedback loop of this second converter is typically several orders of magnitude faster than that of the power factor corrector slow voltage feedback loop, and hence it is a good approximation to model the voltage regulator input in this idealized manner.

The slow feedback loop for stabilization of \( V_2 \) is now essential. Any imbalance between \( P \), the output power of the power factor corrector, and \( P_{\text{load}}/\eta \), the input power drawn by the voltage regulator converter, results in a change of stored energy in capacitor \( C \). This may cause a problem if the load power changes quickly. For example, if the load power is decreased, then \( P \) will be greater than \( P_{\text{load}}/\eta \), and the excess energy will charge capacitor \( C \). Hence, \( V_2 \) will increase, until eventually the slow feedback loop reduces the duty cycle \( D \) and causes the powers \( P \) and \( P_{\text{load}}/\eta \) to balance. If the feedback loop operates slowly compared to the rate at which the capacitor charges, then very large transient peak values of \( V_2 \) may be observed.

The small-signal ac model of Fig. 11c can be modified to account for the constant-power-type load \( P_{\text{load}}/\eta \). The result is shown in Fig. 13. The expressions for \( r_2, q_2, \) and \( j_2 \) are unchanged, and are given by Table 1. The quantity \(-r_3\) is the negative incremental input resistance of the voltage regulator.

---

![Fig. 13. Small-signal ac model of the system of Fig. 12.](image-url)
converter, it is given by

$$-r_3 = \left( \frac{dv_3}{dv_2} \right) = \left( \frac{a}{dv_2} \right) \eta_2$$

(63)

evaluated at the quiescent operating point. If the output converter efficiency \( \eta \) is independent of \( v_2 \), then \(-r_3\) is equal in magnitude (but opposite in polarity) with \( r_2 \). The two resistors then cancel, and there is no net damping of the capacitor voltage \( v_2 \). For the more realistic case when \( \eta \) increases as \( v_2 \) increases, then the magnitude of \(-r_3\) is less than \( v_2 \), and there is some small net positive damping.

Thus, an output voltage regulator can be treated using the same concepts. The output-voltage regulator appears nearly as a constant power sink. Its small signal model is dominated by a negative resistor \(-r_3\) which nearly cancels the power factor corrector incremental output resistance \( r_2 \).

---

**Fig. 14.** Measured flyback converter/rectifier output characteristics for operation at constant duty cycle. The output power is nearly independent of load impedance.

7. **Experimental Verification**

To test the validity of the basic loss-free resistor model, a 50W DCM flyback converter as in Fig. 2 was designed for operation from the 120V rms ac line. The flyback transformer turns ratio was 36:13, so that \( n = 2.77 \), and the magnetizing inductance was \( L_1 = 17.8 \mu\text{H} \) referred to the secondary. The switching frequency was 50kHz, and the output capacitance was \( C = 3200 \mu\text{F} \). The EMI filter was a single-section LC filter using the values 1.9 mH and 0.13 \( \mu\text{F} \); these values were chosen so that an essentially resistive load was presented to the diode rectifiers at 120kHz. It was later observed that the filter Q-factor must additionally be kept reasonably low; otherwise, the ringing of the filter can substantially degrade the line current waveform quality.

First, the equilibrium output characteristics were measured. The converter was operated at a constant duty cycle of 0.12 and an ac line voltage of 120V rms. From Eq. (9), the effective ac input port resistance was therefore \( R_s = 92.\Omega \). The average input power should be \( V_{rms}^2/R_s = 15.6W \), and this power, less losses in the diode rectifiers, EMI filter, and converter, should appear at the output. The measured dc output characteristics are plotted in Fig. 14. It can be seen that the converter output port does indeed behave very nearly as a source of constant dc power. The actual measured power varied between 11.9W and 12.4W for load resistances varying from 3.9\( \Omega \) to 88\( \Omega \).

The voltage conversion ratio was measured next. The load resistance was set to a constant \( R = 15\Omega \), and the duty cycle varied from 0 to 0.3. The dimensionless parameter \( k \) in this case is 0.1153, and the output voltage is given by Eq. (22). The measured output voltage vs. duty cycle characteristics are plotted in Fig. 15, and agree well with theory.

A transient output voltage waveform was also measured. The converter was operated at constant duty cycle, and a step load change from 15\( \Omega \) to 30\( \Omega \) was applied. The measured output voltage transient is shown in Fig. 16a, and the waveform
predicted by Eq. (34) is plotted in Fig. 16b. The 120Hz voltage ripple is also visible in these waveforms. Agreement is again good.

Open-loop ac line voltage and current waveforms are plotted in Fig. 17. These were measured with a line voltage of 120V rms, a duty cycle of 0.21, and an output power of 40W. The EMI filter components consisted of a 16.7 mH inductor and a 0.47 µF capacitor. The line current waveform is nearly sinusoidal and in phase with the line voltage.

Thus, operation of the DCM flyback converter as a loss-free resistor, in a high power factor rectification application, has been verified experimentally. Input port, output port, and control characteristics have been proven, and a transient response has been correlated with theory.

![Graph](image)

**Fig. 17. Measured input line voltage and current waveforms:**
(a) line voltage, 50V/div. (b) line current, 0.2A/div.
Horizontal scale: 2ms/div.

8. Conclusions
The input port of a discontinuous conduction mode flyback or buck-boost converter inherently emulates a resistor, and hence no additional control is needed to obtain high power factor rectification. Isolation, transformer turns ratio, and low parts count can also be obtained.

The basic functions which any high power factor rectifier must perform, namely ac input port resistor emulation, efficient transfer of input power to the output port, and control of power flow, are described in a simple and intuitive way by the “loss-free resistor” two-port network. Further, the discontinuous mode buck-boost and flyback converters naturally behave as loss-free resistors. This concept is used here to solve for the system waveforms, obtain design equations, and derive small signal ac models of flyback rectifier systems.

The ac small signal models derived here neglect both high frequency switching ripple and 120Hz rectification ripple, and are suitable for design of the slow output voltage feedback loop. Both resistive loads and closed-loop dc/dc voltage regulator loads can be modeled. Careful design of the control loop is necessary to prevent excessive transient peak output voltages.

It is well understood that the voltage feedback loop must operate slowly, how slowly is quantified here. A simple first-order estimate of the line current harmonic distortion shows that the percent third harmonic content is approximately equal to the ratio of 120 Hz duty cycle variation amplitude to the quiescent duty cycle. A similar result holds for the phase shift of the fundamental. Hence, degradation of the line current waveform quality can be alleviated by reduction of the 120 Hz feedback gain.

Experimental results confirm the validity of the loss-free resistor model, and the operation of the open-loop flyback converter as a high power factor rectifier.

REFERENCES


