ARMv6-M Architecture Reference Manual

Copyright © 2007-2008, 2010 ARM Limited. All rights reserved.

Release Information

The following changes have been made to this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>March 2007</td>
<td>A</td>
<td>Non-Confidential</td>
<td>First release</td>
</tr>
<tr>
<td>September 2008</td>
<td>B</td>
<td>Non-Confidential, Restricted Access</td>
<td>Additions to the System Control Block, power management support, corrections to errata and clarifications</td>
</tr>
<tr>
<td>September 2010</td>
<td>C</td>
<td>Non-confidential</td>
<td>Additions to describe the Unprivileged/Privileged Extension and the Protected Memory System Architecture (PMSA) Extension. Also extensive clarification and reorganization.</td>
</tr>
</tbody>
</table>

Proprietary Notice

This ARM Architecture Reference Manual is protected by copyright and the practice or implementation of the information herein may be protected by one or more patents or pending applications. No part of this ARM Architecture Reference Manual may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this ARM Architecture Reference Manual.

Your access to the information in this ARM Architecture Reference Manual is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations of the ARM architecture infringe any third party patents.

This ARM Architecture Reference Manual is provided “as is”. ARM makes no representations or warranties, either express or implied, included but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement, that the content of this ARM Architecture Reference Manual is suitable for any particular purpose or that any practice or implementation of the contents of the ARM Architecture Reference Manual will not infringe any third party patents, copyrights, trade secrets, or other rights.

This ARM Architecture Reference Manual may include technical inaccuracies or typographical errors.

To the extent not prohibited by law, in no event will ARM be liable for any damages, including without limitation any direct loss, lost revenue, lost profits or data, special, indirect, consequential, incidental or punitive damages, however caused and regardless of the theory of liability, arising out of or related to any furnishing, practicing, modifying or any use of this ARM Architecture Reference Manual, even if ARM has been advised of the possibility of such damages.

Words and logos marked with ® or TM are registered trademarks or trademarks of ARM Limited, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Copyright © 2007-2008, 2010 ARM Limited

110 Fulbourn Road Cambridge, England CB1 9NJ

Restricted Rights Legend: Use, duplication or disclosure by the United States Government is subject to the restrictions set forth in DFARS 252.227-7013 (c)(1)(ii) and FAR 52.227-19.
This document is Non-Confidential but any disclosure by you is subject to you providing notice to and the
acceptance by the recipient of, the conditions set out above.

In this document, where the term ARM is used to refer to the company it means “ARM or any of its subsidiaries as
appropriate”.

——— Note ————

The term ARM is also used to refer to versions of the ARM architecture, for example ARMv6 refers to version 6 of the
ARM architecture. The context makes it clear when the term is used in this way.
Contents

ARMv6-M Architecture Reference Manual

Preface
About this manual .................................................................................................................. xvi
Using this manual ................................................................................................................. xvii
Conventions ............................................................................................................................ xix
Additional reading ............................................................................................................... xx
Feedback ............................................................................................................................... xxi

Part A  Application Level Architecture

Chapter A1  Introduction
A1.1  About the ARM architecture profiles ................................................................. A1-26
A1.2  Privileged and unprivileged execution ................................................................. A1-27

Chapter A2  Application Level Programmers’ Model
A2.1  About the application level programmers’ model ............................................... A2-30
A2.2  ARM processor data types and arithmetic ......................................................... A2-31
A2.3  Registers and execution state .............................................................................. A2-36
A2.4  Exceptions, faults and interrupts ......................................................................... A2-39
A2.5  Coprocessor support .............................................................................................. A2-40
Chapter A3 ARM Architecture Memory Model
A3.1 Address space ................................................................. A3-42
A3.2 Alignment support ........................................................... A3-43
A3.3 Endian support ............................................................... A3-44
A3.4 Synchronization and semaphores ...................................... A3-47
A3.5 Memory types and attributes and the memory order model .... A3-48
A3.6 Access rights .................................................................... A3-56
A3.7 Memory access order ........................................................ A3-58
A3.8 Caches and memory hierarchy ............................................ A3-63

Chapter A4 The ARMv6-M Instruction Set
A4.1 About the instruction set ................................................... A4-66
A4.2 Unified Assembler Language .............................................. A4-68
A4.3 Branch instructions ......................................................... A4-70
A4.4 Data-processing instructions ............................................. A4-71
A4.5 Status register access instructions ...................................... A4-74
A4.6 Load and store instructions ................................................ A4-75
A4.7 Load Multiple and Store Multiple instructions .................... A4-77
A4.8 Miscellaneous instructions .............................................. A4-78
A4.9 Exception-generating instructions ...................................... A4-79

Chapter A5 The Thumb Instruction Set Encoding
A5.1 Thumb instruction set encoding ........................................ A5-82
A5.2 16-bit Thumb instruction encoding .................................... A5-84
A5.3 32-bit Thumb instruction encoding .................................... A5-91

Chapter A6 Thumb Instruction Details
A6.1 Format of instruction descriptions ...................................... A6-94
A6.2 Standard assembler syntax fields ...................................... A6-98
A6.3 Conditional execution ..................................................... A6-99
A6.4 Shifts applied to a register ............................................... A6-101
A6.5 Memory accesses .......................................................... A6-103
A6.6 Hint Instructions ............................................................ A6-104
A6.7 Alphabetical list of ARMv6-M Thumb instructions .............. A6-105

Part B System Level Architecture
Chapter B1 System Level Programmers’ Model
B1.1 Introduction to the system level ......................................... B1-204
B1.2 About the ARMv6-M memory mapped architecture ............ B1-205
B1.3 Overview of system level terminology and operation .......... B1-206
B1.4 Registers ....................................................................... B1-211
B1.5 ARMv6-M exception model ............................................. B1-218
Chapter B2 System Memory Model
B2.1 About the system memory model ............................................. B2-246
B2.2 Declarations and support functions ........................................ B2-247
B2.3 Memory accesses .................................................................. B2-251
B2.4 Control of the endianness model in ARMv6-M ....................... B2-254
B2.5 Barrier support for system correctness .................................. B2-255

Chapter B3 System Address Map
B3.1 The system address map ....................................................... B3-258
B3.2 System Control Space (SCS) .................................................. B3-262
B3.3 The system timer, SysTick .................................................... B3-275
B3.4 Nested Vectored Interrupt Controller, NVIC ......................... B3-281
B3.5 Protected Memory System Architecture, PMSAv6 ................. B3-289

Chapter B4 ARMv6-M System Instructions
B4.1 About the ARMv6-M system instructions .............................. B4-304
B4.2 ARMv6-M system instruction descriptions ............................ B4-305

Part C Debug Architecture
Chapter C1 ARMv6-M Debug
C1.1 Introduction to ARMv6-M debug ........................................... C1-316
C1.2 The Debug Access Port ....................................................... C1-318
C1.3 Overview of the ARMv6-M debug features ........................... C1-320
C1.4 Debug and reset ............................................................... C1-323
C1.5 Debug event behavior ....................................................... C1-324
C1.6 Debug register support in the SCS ..................................... C1-328
C1.7 The Data Watchpoint and Trace unit .................................. C1-341
C1.8 Breakpoint Unit ............................................................... C1-351

Part D Appendices
Appendix A ARMv6-M CoreSight Infrastructure IDs
A.1 CoreSight infrastructure IDs for an ARMv6-M implementation .......... AppxA-360

Appendix B Deprecated and Obsolete Features
B.1 Deprecated features of the ARMv6-M architecture ............ AppxB-364
B.2 Obsolete features of the ARMv6-M architecture ................. AppxB-365

Appendix C ARMv7-M Differences
C.1 ARMv6-M and ARMv7-M compatibility ............................ AppxC-368
C.2 About the ARMv6-M and ARMv7-M architecture profiles .... AppxC-369
C.3 Instruction support ............................................................ AppxC-370
Contents

C.4 Programmers' model support ................................................. AppxC-371
C.5 Memory model support ..................................................... AppxC-373
C.6 System Control Space register support ............................... AppxC-375
C.7 Debug support .............................................................. AppxC-377

Appendix D Legacy Instruction Mnemonics
D.1 Thumb instruction mnemonics ............................................. AppxD-380
D.2 Pre-UAL pseudo-instruction NOP ...................................... AppxD-384

Appendix E Pseudocode Definition
E.1 Instruction encoding diagrams and pseudocode ................... AppxE-386
E.2 Limitations of pseudocode ................................................ AppxE-388
E.3 Data types ..................................................................... AppxE-389
E.4 Expressions ................................................................. AppxE-393
E.5 Operators and built-in functions ....................................... AppxE-395
E.6 Statements and program structure ................................... AppxE-401
E.7 Miscellaneous helper procedures and functions ................. AppxE-406

Appendix F Pseudocode Index
F.1 Pseudocode operators and keywords ................................. AppxF-410
F.2 Pseudocode functions and procedures ............................... AppxF-414

Appendix G Register Index
G.1 ARM core registers ....................................................... AppxG-422
G.2 Memory mapped system registers .................................... AppxG-423
G.3 Memory mapped debug registers ..................................... AppxG-424

Glossary
List of Tables

ARMv6-M Architecture Reference Manual

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A3-1</td>
<td>Load-store and element size association</td>
<td>A3-46</td>
</tr>
<tr>
<td>A3-2</td>
<td>Summary of memory attributes</td>
<td>A3-49</td>
</tr>
<tr>
<td>A4-1</td>
<td>Branch instructions</td>
<td>A4-70</td>
</tr>
<tr>
<td>A4-2</td>
<td>Standard data-processing instructions</td>
<td>A4-71</td>
</tr>
<tr>
<td>A4-3</td>
<td>Shift instructions</td>
<td>A4-72</td>
</tr>
<tr>
<td>A4-4</td>
<td>Packing and unpacking instructions</td>
<td>A4-73</td>
</tr>
<tr>
<td>A4-5</td>
<td>Miscellaneous data-processing instructions</td>
<td>A4-73</td>
</tr>
<tr>
<td>A4-6</td>
<td>Load and store instructions</td>
<td>A4-75</td>
</tr>
<tr>
<td>A4-7</td>
<td>Load Multiple and Store Multiple instructions</td>
<td>A4-77</td>
</tr>
<tr>
<td>A4-8</td>
<td>Miscellaneous instructions</td>
<td>A4-78</td>
</tr>
<tr>
<td>A5-1</td>
<td>16-bit Thumb instruction encoding</td>
<td>A5-84</td>
</tr>
<tr>
<td>A5-2</td>
<td>16-bit Thumb encoding</td>
<td>A5-85</td>
</tr>
<tr>
<td>A5-3</td>
<td>16-bit Thumb data processing instructions</td>
<td>A5-86</td>
</tr>
<tr>
<td>A5-4</td>
<td>Special data instructions and branch and exchange</td>
<td>A5-87</td>
</tr>
<tr>
<td>A5-5</td>
<td>16-bit Thumb Load and store instructions</td>
<td>A5-88</td>
</tr>
<tr>
<td>A5-6</td>
<td>Miscellaneous 16-bit instructions</td>
<td>A5-89</td>
</tr>
<tr>
<td>A5-7</td>
<td>Hint instructions</td>
<td>A5-90</td>
</tr>
<tr>
<td>A5-8</td>
<td>Conditional branch and Supervisor Call instructions</td>
<td>A5-90</td>
</tr>
<tr>
<td>A5-9</td>
<td>32-bit Thumb encoding</td>
<td>A5-91</td>
</tr>
<tr>
<td>A5-10</td>
<td>Branch and miscellaneous control instructions</td>
<td>A5-91</td>
</tr>
<tr>
<td>A5-11</td>
<td>Miscellaneous control instructions</td>
<td>A5-92</td>
</tr>
<tr>
<td>A6-1</td>
<td>Condition codes</td>
<td>A6-99</td>
</tr>
<tr>
<td>Table</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------------------------------------------------</td>
<td>--------</td>
</tr>
<tr>
<td>Table A6-2</td>
<td>MOV (shift, register shift) equivalences</td>
<td>A6-157</td>
</tr>
<tr>
<td>Table B1-1</td>
<td>Mode, privilege and stack relationship</td>
<td>B1-206</td>
</tr>
<tr>
<td>Table B1-2</td>
<td>Mnemonics for combinations of xPSR registers</td>
<td>B1-213</td>
</tr>
<tr>
<td>Table B1-3</td>
<td>Exception numbers</td>
<td>B1-220</td>
</tr>
<tr>
<td>Table B1-4</td>
<td>Vector table format</td>
<td>B1-220</td>
</tr>
<tr>
<td>Table B1-5</td>
<td>Exception return behavior</td>
<td>B1-228</td>
</tr>
<tr>
<td>Table B1-6</td>
<td>List of supported faults</td>
<td>B1-237</td>
</tr>
<tr>
<td>Table B1-7</td>
<td>Lookup conditions</td>
<td>B1-239</td>
</tr>
<tr>
<td>Table B3-1</td>
<td>ARMv6-M address map</td>
<td>B3-259</td>
</tr>
<tr>
<td>Table B3-2</td>
<td>Subdivision of the System region of the ARMv6-M address map</td>
<td>B3-260</td>
</tr>
<tr>
<td>Table B3-3</td>
<td>SCS address space regions</td>
<td>B3-262</td>
</tr>
<tr>
<td>Table B3-4</td>
<td>System control and ID register summary</td>
<td>B3-263</td>
</tr>
<tr>
<td>Table B3-5</td>
<td>CPUID Base Register bit assignments</td>
<td>B3-265</td>
</tr>
<tr>
<td>Table B3-6</td>
<td>ICSR bit assignments</td>
<td>B3-266</td>
</tr>
<tr>
<td>Table B3-7</td>
<td>VTOR bit assignments</td>
<td>B3-268</td>
</tr>
<tr>
<td>Table B3-8</td>
<td>AIRCR bit assignments</td>
<td>B3-269</td>
</tr>
<tr>
<td>Table B3-9</td>
<td>SCR bit assignments</td>
<td>B3-270</td>
</tr>
<tr>
<td>Table B3-10</td>
<td>CCR bit assignments</td>
<td>B3-272</td>
</tr>
<tr>
<td>Table B3-11</td>
<td>SHPR2 Register bit assignments</td>
<td>B3-273</td>
</tr>
<tr>
<td>Table B3-12</td>
<td>SHPR3 Register bit assignments</td>
<td>B3-273</td>
</tr>
<tr>
<td>Table B3-13</td>
<td>SysTick register summary</td>
<td>B3-276</td>
</tr>
<tr>
<td>Table B3-14</td>
<td>SYST_CSR bit assignments</td>
<td>B3-277</td>
</tr>
<tr>
<td>Table B3-15</td>
<td>SYST_RVR bit assignments</td>
<td>B3-279</td>
</tr>
<tr>
<td>Table B3-16</td>
<td>SYST_CVR bit assignments</td>
<td>B3-279</td>
</tr>
<tr>
<td>Table B3-17</td>
<td>SYST_CALIB Register bit assignments</td>
<td>B3-280</td>
</tr>
<tr>
<td>Table B3-18</td>
<td>NVIC register summary</td>
<td>B3-283</td>
</tr>
<tr>
<td>Table B3-19</td>
<td>NVIC_ISER bit assignments</td>
<td>B3-284</td>
</tr>
<tr>
<td>Table B3-20</td>
<td>NVIC_ICER bit assignments</td>
<td>B3-285</td>
</tr>
<tr>
<td>Table B3-21</td>
<td>NVIC_ISPR bit assignments</td>
<td>B3-286</td>
</tr>
<tr>
<td>Table B3-22</td>
<td>NVIC_ICPR bit assignments</td>
<td>B3-287</td>
</tr>
<tr>
<td>Table B3-23</td>
<td>NVIC_IPRn bit assignments</td>
<td>B3-288</td>
</tr>
<tr>
<td>Table B3-24</td>
<td>MPU register summary</td>
<td>B3-293</td>
</tr>
<tr>
<td>Table B3-25</td>
<td>MPU_TYPE Register bit assignments</td>
<td>B3-294</td>
</tr>
<tr>
<td>Table B3-26</td>
<td>MPU_CTRL Register bit assignments</td>
<td>B3-295</td>
</tr>
<tr>
<td>Table B3-27</td>
<td>MPU_RNR bit assignments</td>
<td>B3-297</td>
</tr>
<tr>
<td>Table B3-28</td>
<td>MPU_RBAR bit assignments</td>
<td>B3-298</td>
</tr>
<tr>
<td>Table B3-29</td>
<td>MPU_RASR bit assignments</td>
<td>B3-299</td>
</tr>
<tr>
<td>Table B3-30</td>
<td>TEX, C, B, and S encoding</td>
<td>B3-301</td>
</tr>
<tr>
<td>Table B3-31</td>
<td>Access permissions field encoding</td>
<td>B3-301</td>
</tr>
<tr>
<td>Table B3-32</td>
<td>Execute Never encoding</td>
<td>B3-302</td>
</tr>
<tr>
<td>Table B4-1</td>
<td>Special register field encoding</td>
<td>B4-304</td>
</tr>
<tr>
<td>Table C1-1</td>
<td>PPB debug related regions</td>
<td>C1-316</td>
</tr>
<tr>
<td>Table C1-2</td>
<td>Determining the debug support in an ARMv6-M implementation</td>
<td>C1-317</td>
</tr>
<tr>
<td>Table C1-3</td>
<td>ROM table entry format</td>
<td>C1-319</td>
</tr>
<tr>
<td>Table C1-4</td>
<td>ARMv6-M DAP accessible ROM table</td>
<td>C1-319</td>
</tr>
<tr>
<td>Table C1-5</td>
<td>ARM debug authentication signals</td>
<td>C1-320</td>
</tr>
<tr>
<td>Table C1-6</td>
<td>Debug related event status</td>
<td>C1-324</td>
</tr>
<tr>
<td>Table C1-7</td>
<td>Debug stepping control using the DHCSR</td>
<td>C1-326</td>
</tr>
<tr>
<td>Table C1-8</td>
<td>DCB register summary</td>
<td>C1-328</td>
</tr>
<tr>
<td>Table C1-9</td>
<td>SHCSR bit assignments</td>
<td>C1-329</td>
</tr>
<tr>
<td>Table C1-10</td>
<td>DFSR bit assignments</td>
<td>C1-330</td>
</tr>
<tr>
<td>Table C1-11</td>
<td>DHCSR bit assignments</td>
<td>C1-332</td>
</tr>
<tr>
<td>Table C1-12</td>
<td>DCRSR bit assignments</td>
<td>C1-336</td>
</tr>
<tr>
<td>Table C1-13</td>
<td>DCRDR bit assignments</td>
<td>C1-337</td>
</tr>
<tr>
<td>Table C1-14</td>
<td>DEMCR bit assignments</td>
<td>C1-339</td>
</tr>
<tr>
<td>Table C1-15</td>
<td>General DWT function support</td>
<td>C1-342</td>
</tr>
<tr>
<td>Table C1-16</td>
<td>DWT register summary</td>
<td>C1-345</td>
</tr>
<tr>
<td>Table C1-17</td>
<td>DWT_CTRL register bit assignments</td>
<td>C1-346</td>
</tr>
<tr>
<td>Table C1-18</td>
<td>DWT_PCSR bit assignments</td>
<td>C1-347</td>
</tr>
<tr>
<td>Table C1-19</td>
<td>DWT_COMPx register bit assignments</td>
<td>C1-348</td>
</tr>
<tr>
<td>Table C1-20</td>
<td>DWT_MASKx register bit assignments</td>
<td>C1-349</td>
</tr>
<tr>
<td>Table C1-21</td>
<td>DWT_FUNCTIONx register bit assignments</td>
<td>C1-350</td>
</tr>
<tr>
<td>Table C1-22</td>
<td>BPU register summary</td>
<td>C1-352</td>
</tr>
<tr>
<td>Table C1-23</td>
<td>BP_CTRL register bit assignments</td>
<td>C1-353</td>
</tr>
<tr>
<td>Table C1-24</td>
<td>BP_COMPx register bit assignments</td>
<td>C1-354</td>
</tr>
<tr>
<td>Table A-1</td>
<td>Component and Peripheral ID register formats</td>
<td>AppxA-360</td>
</tr>
<tr>
<td>Table A-2</td>
<td>ARMv6-M CoreSight management registers</td>
<td>AppxA-361</td>
</tr>
<tr>
<td>Table C-1</td>
<td>ARMv6-M and ARMv7-M software compatibility</td>
<td>AppxC-368</td>
</tr>
<tr>
<td>Table C-2</td>
<td>Programmers' model feature comparison</td>
<td>AppxC-371</td>
</tr>
<tr>
<td>Table D-1</td>
<td>Pre-UAL assembly syntax</td>
<td>AppxD-380</td>
</tr>
<tr>
<td>Table F-1</td>
<td>Pseudocode operators and keywords</td>
<td>AppxF-410</td>
</tr>
<tr>
<td>Table F-2</td>
<td>Pseudocode functions and procedures</td>
<td>AppxF-414</td>
</tr>
<tr>
<td>Table G-1</td>
<td>ARM core register index</td>
<td>AppxG-422</td>
</tr>
<tr>
<td>Table G-2</td>
<td>Memory-mapped control register index</td>
<td>AppxG-423</td>
</tr>
<tr>
<td>Table G-3</td>
<td>Memory-mapped debug register index</td>
<td>AppxG-424</td>
</tr>
</tbody>
</table>
List of Tables
## List of Figures

**ARMv6-M Architecture Reference Manual**

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A3-1</td>
<td>Little-endian byte format</td>
<td>A3-44</td>
</tr>
<tr>
<td>A3-2</td>
<td>Big-endian byte format</td>
<td>A3-44</td>
</tr>
<tr>
<td>A3-3</td>
<td>Little-endian memory system</td>
<td>A3-45</td>
</tr>
<tr>
<td>A3-4</td>
<td>Big-endian memory system</td>
<td>A3-45</td>
</tr>
<tr>
<td>A3-5</td>
<td>Instruction byte order in memory</td>
<td>A3-46</td>
</tr>
<tr>
<td>A3-6</td>
<td>Memory ordering restrictions</td>
<td>A3-60</td>
</tr>
<tr>
<td>B1-1</td>
<td>xPSR register layout</td>
<td>B1-212</td>
</tr>
<tr>
<td>B1-2</td>
<td>PRIMASK register bit assignments</td>
<td>B1-214</td>
</tr>
<tr>
<td>B3-1</td>
<td>CPUID Base Register bit assignments</td>
<td>B3-264</td>
</tr>
<tr>
<td>B3-2</td>
<td>ICSR bit assignments</td>
<td>B3-265</td>
</tr>
<tr>
<td>B3-3</td>
<td>VTOR bit assignments</td>
<td>B3-267</td>
</tr>
<tr>
<td>B3-4</td>
<td>AIRCR bit assignments</td>
<td>B3-268</td>
</tr>
<tr>
<td>B3-5</td>
<td>SCR bit assignments</td>
<td>B3-270</td>
</tr>
<tr>
<td>B3-6</td>
<td>CCR bit assignments</td>
<td>B3-271</td>
</tr>
<tr>
<td>B3-7</td>
<td>SHPR2 Register bit assignments</td>
<td>B3-272</td>
</tr>
<tr>
<td>B3-8</td>
<td>SHPR3 Register bit assignments</td>
<td>B3-273</td>
</tr>
<tr>
<td>B3-9</td>
<td>SYST_CSR bit assignments</td>
<td>B3-277</td>
</tr>
<tr>
<td>B3-10</td>
<td>SYST_RVR bit assignments</td>
<td>B3-278</td>
</tr>
<tr>
<td>B3-11</td>
<td>SYST_CVR bit assignments</td>
<td>B3-279</td>
</tr>
<tr>
<td>B3-12</td>
<td>SYST_CALIB Register bit assignments</td>
<td>B3-280</td>
</tr>
<tr>
<td>B3-13</td>
<td>NVIC_ISER bit assignments</td>
<td>B3-284</td>
</tr>
<tr>
<td>B3-14</td>
<td>NVIC_ICER bit assignments</td>
<td>B3-285</td>
</tr>
<tr>
<td>B3-15</td>
<td>NVIC_ISPR bit assignments</td>
<td>B3-286</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>--------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>B3-16</td>
<td>NVIC_ICPR bit assignments</td>
<td></td>
</tr>
<tr>
<td>B3-17</td>
<td>NVIC_IPRn bit assignments</td>
<td></td>
</tr>
<tr>
<td>B3-18</td>
<td>MPU_TYPE Register bit assignments</td>
<td></td>
</tr>
<tr>
<td>B3-19</td>
<td>MPU_CTRL Register bit assignments</td>
<td></td>
</tr>
<tr>
<td>B3-20</td>
<td>MPU_RNR bit assignments</td>
<td></td>
</tr>
<tr>
<td>B3-21</td>
<td>MPU_RBAR bit assignments</td>
<td></td>
</tr>
<tr>
<td>B3-22</td>
<td>MPU_RASR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-1</td>
<td>DBGRESTART / DBGRESTARTED handshake</td>
<td></td>
</tr>
<tr>
<td>C1-2</td>
<td>SHCSR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-3</td>
<td>DFSR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-4</td>
<td>DHCSR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-5</td>
<td>DCRSR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-6</td>
<td>DCRDR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-7</td>
<td>DEMCR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-8</td>
<td>DWT_CTRL register bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-9</td>
<td>DWT_PCSR bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-10</td>
<td>DWT_COMPx register bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-11</td>
<td>DWT_MASKx register bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-12</td>
<td>DWT_FUNCTIONx register bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-13</td>
<td>BP_CTRL register bit assignments</td>
<td></td>
</tr>
<tr>
<td>C1-14</td>
<td>BP_COMPx register bit assignments</td>
<td></td>
</tr>
</tbody>
</table>
Preface

This preface introduces the ARM®v6-M Architecture Reference Manual. It contains the following sections:

- About this manual on page xvi
- Using this manual on page xvii
- Conventions on page xix
- Additional reading on page xx
- Feedback on page xxi.
About this manual

This manual documents a substantially reduced version of the ARMv7 Microcontroller profile. This architecture variant aligns strongly with the ARMv6 Thumb instruction set and is known as ARMv6-M. See page A1-25 for short-form definitions of all the ARMv7 profiles and how they relate to ARMv6-M.

Part A describes the application level programming model and memory model along with the instruction set as visible to the application programmer. This information is required to program applications or to develop the toolchain components. That is, the compiler, linker, assembler, and disassembler, but not the debugger.

--- Note

The ARM® architecture supports a common procedure calling standard, the ARM Architecture Procedure Calling Standard (AAPCS).

---

Part B describes the system level programming model and system level support instructions required for system correctness. The system level supports the ARMv6-M exception model. It also provides features for configuration and control of processor resources and management of memory access rights.

This information, together with Part A, is required for operating system and/or system support software. It includes details of the exception model, memory protection, that is management of access rights, and integrated system component support.

Part B is profile specific. ARMv6-M and ARMv7-M share a new programmers’ model and as such have some fundamental differences at the system level from the other ARM architecture profiles. As ARMv6-M is a memory-mapped architecture, the system memory map is documented here.

Part C describes the debug features that support the ARMv6-M debug architecture, and the programming interface to the debug environment.

This information, together with Parts A and B, is required to write a debugger. Part C is profile specific and includes several debug features unique within the architecture to the Microcontroller profile.

The appendices provide information that relates to, but is not part of, the ARMv6-M architecture profile specification.
Using this manual

The information in this manual is organized into four parts, as described in this section.

Part A, Application level architecture

Part A describes the application level view of the architecture. It contains the following chapters:

Chapter A1 Introduction
Introduces the ARM architecture profiles, including the Microcontroller (M) profile, and the relationship between the ARMv6-M and ARMv7-M architecture profiles.

Chapter A2 Application Level Programmers’ Model
Gives an application-level view of the ARMv6-M programmers’ model, including a summary of the exception model.

Chapter A3 ARM Architecture Memory Model
Gives an application-level view of the ARMv6-M memory model, including the ARM memory attributes and memory ordering model.

Chapter A4 The ARMv6-M Instruction Set
Describes the ARMv6-M Thumb® instruction set.

Chapter A5 The Thumb Instruction Set Encoding
Describes the encoding of the Thumb instruction set.

Chapter A6 Thumb Instruction Details
Provides detailed reference material on each Thumb instruction, arranged alphabetically by instruction mnemonic, including summary information for system-level instructions.

Part B, System level architecture

Part B describes the system level view of the architecture. It contains the following chapters:

Chapter B1 System Level Programmers’ Model
Gives a system-level view of the ARMv6-M programmers’ model, including the exception model.

Chapter B2 System Memory Model
Provides a pseudocode description of the ARMv6-M memory model.

Chapter B3 System Address Map
Describes the ARMv6-M system address map, including the memory-mapped registers and the optional Protected Memory System Architecture (PMSA).
Chapter B4 *ARMv6-M System Instructions*

Provides detailed reference material on the system level instructions.

Part C, Debug architecture

Part C describes the Debug architecture. It contains the following chapter:

**Chapter C1 ARMv6-M Debug**

Describes the ARMv6-M debug architecture.

Part D, Appendices

This manual contains the following appendices:

**Appendix A ARMv6-M CoreSight Infrastructure IDs**

Summarizes the ARM CoreSight™ compatible ID registers used for ARM architecture infrastructure identification.

**Appendix D Legacy Instruction Mnemonics**

Describes the legacy mnemonics and their *Unified Assembler Language* (UAL) equivalents.

**Appendix B Deprecated and Obsolete Features**

Lists the features of the ARMv6-M architecture that are deprecated or obsolete.

**Appendix C ARMv7-M Differences**

Summarizes the differences between the ARMv6-M and ARMv7-M Microcontroller profiles.

**Appendix E Pseudocode Definition**

Provides the formal definition of the pseudocode used in this manual.

**Appendix F Pseudocode Index**

Index to definitions of pseudocode operators, keywords, functions, and procedures.

**Appendix G Register Index**

An index to register descriptions in the manual.

**Glossary**

Glossary of terms used in this manual. The glossary does not include terms associated with the pseudocode.
Conventions

This manual employs typographic and other conventions intended to improve its ease of use.

Typographic conventions

The typographical conventions are:

*italic* Highlights important notes, introduces special terminology, and denotes internal cross-references and citations.

*bold* Denotes signal names and is used for terms in descriptive lists, where appropriate.

*monospace* Used for assembler syntax descriptions, pseudocode, and source code examples. Also used in the main text for instruction mnemonics and for references to other items appearing in assembler syntax descriptions, pseudocode, and source code examples.

*SMALL CAPITALS* Used for a few terms that have specific technical meanings, and are included in the Glossary.

Signals

In general this specification does not define processor signals, but it does include some signal examples and recommendations. The signal conventions are:

**Signal level** The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals
- LOW for active-LOW signals.

**Lower-case n** At the start or end of a signal name denotes an active-LOW signal.

Numbers

Numbers are normally written in decimal. Binary numbers are preceded by `0b`, and hexadecimal numbers by `0x`. Both are written in a *monospaced* font.

Pseudocode descriptions

This manual uses a form of pseudocode to provide precise descriptions of the specified functionality. This pseudocode is written in a *monospaced* font, and is described in Appendix E *Pseudocode Definition*. 
Additional reading

This section lists relevant publications from ARM and third parties.

See the Infocenter, http://infocenter.arm.com, for access to ARM documentation.

ARM publications

- *ARMv7-M Architecture Reference Manual* (ARM DDI 0403)
- *Procedure Call Standard for the ARM Architecture* (ARM GENC 003534)
- *ARM Debug Interface v5 Architecture Specification* (ARM IHI 0031)

Other publications

The following book is referred to in this manual, or provide more information:

Feedback

ARM welcomes feedback on its documentation.

Feedback on this book

If you have comments on the content of this manual, send e-mail to errata@arm.com. Give:
• the title
• the number, ARM DDI 0419C
• the page numbers to which your comments apply
• a concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.
Part A

Application Level Architecture
Chapter A1
Introduction

This chapter introduces the ARM architecture profiles, and the ARMv6-M profile that this manual defines. It contains the following sections:

• *About the ARM architecture profiles* on page A1-26
• *Privileged and unprivileged execution* on page A1-27.
A1.1 About the ARM architecture profiles

ARMv7 is documented as a set of architecture profiles, defined as follows:

**ARMv7-A** the application profile for systems supporting the ARM and Thumb instruction sets, and requiring virtual address support in the memory management model.

**ARMv7-R** the realtime profile for systems supporting the ARM and Thumb instruction sets, and requiring physical address only support in the memory management model.

**ARMv7-M** the microcontroller profile for systems supporting only the Thumb instruction set, and where overall size and deterministic operation for an implementation are more important than absolute performance.

While profiles were formally introduced with the ARMv7 development, the A-profile and R-profile have existed implicitly in earlier versions, associated with the Virtual Memory System Architecture (VMSA) and Protected Memory System Architecture (PMSA) respectively.

ARMv6-M is a subset of ARMv7-M, that provides:

- a lightweight version of the ARMv7-M programming model
- the Debug Extension that includes architecture extensions for debug support, see Chapter C1 ARMv6-M Debug.
- ARMv6 Thumb 16-bit instruction set compatibility at the application level
- an optional Unprivileged/Privileged Extension, see Privileged and unprivileged execution on page A1-27
- an optional PMSA Extension, see Protected Memory System Architecture, PMSAv6 on page B3-289.

**Note**

ARMv6-M is upwardly compatible with ARMv7-M, meaning that application level and system level software developed for ARMv6-M can execute unmodified on ARMv7-M. ARMv7-M to ARMv6-M compatibility is not an architecture requirement. Many of the system level registers defined to support ARMv7-M features are reserved in ARMv6-M. Software must treat values read from reserved registers as UNKNOWN. Hardware must implement these values as RAZ/WI.

A1.1.1 Instruction Set Architecture (ISA)

ARMv6-M supports the Thumb instruction set, including a small number of 32-bit instructions introduced to the architecture as part of the Thumb-2 technology in ARMv6T2.

ARMv6-M supports the 16-bit Thumb instructions from ARMv7-M, in addition to the 32-bit BL, DMB, DSB, ISB, MRS and MSR instructions.
A1.2 Privileged and unprivileged execution

In ARMv7-M, software can run either at privileged or unprivileged level. In systems implemented with the ARMv6-M base architecture, all software runs at privileged level.

By adding the Unprivileged/Privileged Extension, ARMv6-M systems can use the same privilege levels as ARMv7-M while still having the benefit of very low gate count.

In addition, with the same privilege levels as ARMv7-M, ARMv6-M systems can use the optional Memory Protection Unit (MPU) that the PMSA Extension provides.

The ARMv6-M implementation options are:

- ARMv6-M base architecture only
- ARMv6-M base architecture + Unprivileged/Privileged Extension
- ARMv6-M base architecture + Unprivileged/Privileged Extension + PMSA Extension.
Chapter A2
Application Level Programmers’ Model

This chapter provides an application-level view of the ARMv6-M programmers’ model. It contains the following sections:

• About the application level programmers’ model on page A2-30
• ARM processor data types and arithmetic on page A2-31
• Registers and execution state on page A2-36
• Exceptions, faults and interrupts on page A2-39
• Coprocessor support on page A2-40.
A2.1 About the application level programmers’ model

This chapter contains the programmers’ model information required for developing applications. See Chapter B1 System Level Programmers’ Model for system information required to service and support application execution under an operating system.

A2.1.1 Privileged execution

System level support requires access to all features and facilities of the architecture, a level of access generally referred to as privileged operation. When an operating system supports both privileged and unprivileged operation, an application usually runs unprivileged.

An application running unprivileged:

- means the operating system can allocate system resources to the application, as either private or shared resources
- provides a degree of protection from other processes and tasks, and so helps protect the operating system from malfunctioning applications.

An ARMv6-M implementation only supports privileged operation, unless it includes the Unprivileged/Privileged Extension, in which case the implementation supports both unprivileged and privileged operation.

A2.1.2 Interaction with the system level architecture

Thread mode is the fundamental mode for application execution in ARMv6-M and is selected on reset. Thread mode can raise a supervisor call using the SVC instruction, generating a Supervisor call exception, SVCall. Alternatively, if running privileged, Thread mode can handle system access and control directly.

All exceptions execute in Handler mode. SVCall handlers manage resources, such as interaction with peripherals, memory allocation and management of software stacks, on behalf of the application.

In ARMv6-M implementations that include the Unprivileged/Privileged Extension:

- execution in Handler mode is always privileged
- execution in Thread mode can be privileged or unprivileged, depending on the value of CONTROL.nPRIV.

This chapter only provides system level information that is required to understand application level operation. Where appropriate it:

- provides an overview of the system level information
- provides references to the system level descriptions in Chapter B1 System Level Programmers’ Model and elsewhere.
A2.2 ARM processor data types and arithmetic

ARM processors support the following data types in memory:

**Byte** 8 bits
**Halfword** 16 bits
**Word** 32 bits
**Doubleword** 64 bits.

Processor registers are 32 bits in size. The Thumb instruction set contains instructions supporting the following data types held in registers:

- 32-bit pointers
- unsigned or signed 32-bit integers
- unsigned 16-bit or 8-bit integers, held in zero-extended form
- signed 16-bit or 8-bit integers, held in sign-extended form
- unsigned or signed 64-bit integers held in two registers.

Load and store operations can transfer bytes, halfwords, or words to and from memory. Loads of bytes or halfwords zero-extend or sign-extend the data as it is loaded, as specified in the appropriate load instruction.

The instruction sets include load and store operations that transfer two or more words to and from memory. You can load and store 64-bit integers using these instructions.

When any of the data types is described as **unsigned**, the N-bit data value represents a non-negative integer in the range 0 to $2^N-1$, using normal binary format.

When any of these types is described as **signed**, the N-bit data value represents an integer in the range $-2^{N-1}$ to $+2^{N-1}-1$, using two's complement format.

ARMv6-M has no direct instruction support for 64-bit integers.

--- **Note** ---

ARMv7-M has limited support for 64-bit integers. Most 64-bit operations require sequences of two or more instructions to synthesize them.
A2.2.1 Integer arithmetic

The instruction set provides a wide variety of operations on the values in registers, including bitwise logical operations, shifts, additions, subtractions, and multiplication. This manual describes these operations using pseudocode, usually in one of the following ways:

- Using the pseudocode operators and built-in functions defined in *Operators and built-in functions* on page AppxE-395.
- Using pseudocode helper functions defined in the main text.

Using a sequence of the form:

1. Using the $\text{SInt}()$, $\text{UInt}()$, and $\text{Int}()$ built-in functions defined in *Converting bitstrings to integers* on page AppxE-398 to convert the bitstring contents of the instruction operands to the unbounded integers that they represent as two's complement or unsigned integers. *Converting bitstrings to integers* on page AppxE-398 defines these functions.
2. Using mathematical operators, built-in functions and helper functions on those unbounded integers to calculate other two's complement or unsigned integers.
3. Using the bitstring extraction operator defined in *Bitstring extraction* on page AppxE-396 to convert an unbounded integer result into a bitstring result that can be written to a register.

Appendix E *Pseudocode Definition* describes the ARM pseudocode.

Shift and rotate operations

ARMv6-M instructions use the following types of shift and rotate operations:

**Logical Shift Left**

(LSL) moves each bit of a bitstring left by a specified number of bits. Zeros are shifted in at the right end of the bitstring. Bits that are shifted off the left end of the bitstring are discarded, except that the last such bit can be produced as a carry output.

**Logical Shift Right**

(LSR) moves each bit of a bitstring right by a specified number of bits. Zeros are shifted in at the left end of the bitstring. Bits that are shifted off the right end of the bitstring are discarded, except that the last such bit can be produced as a carry output.

**Arithmetic Shift Right**

(ASR) moves each bit of a bitstring right by a specified number of bits. Copies of the leftmost bit are shifted in at the left end of the bitstring. Bits that are shifted off the right end of the bitstring are discarded, except that the last such bit can be produced as a carry output.

**Rotate Right**

(ROR) moves each bit of a bitstring right by a specified number of bits. Each bit that is shifted off the right end of the bitstring is re-introduced at the left end. The last bit shifted off the the right end of the bitstring can be produced as a carry output.
**Pseudocode details of shift and rotate operations**

These shift and rotate operations are supported in pseudocode by the following functions:

// LSL_C()
// ========

(bits(N), bit) LSL_C(bits(N) x, integer shift)
assert shift > 0;
extended_x = x : Zeros(shift);
result = extended_x<N-1:0>;
carry_out = extended_x<N>;
return (result, carry_out);

// LSL()
// ========

bits(N) LSL(bits(N) x, integer shift)
assert shift >= 0;
if shift == 0 then
  result = x;
else
  (result, -) = LSL_C(x, shift);
return result;

// LSR_C()
// ========

(bits(N), bit) LSR_C(bits(N) x, integer shift)
assert shift > 0;
extended_x = ZeroExtend(x, shift+N);
result = extended_x<shift+N-1:shift>;
carry_out = extended_x<shift-1>;
return (result, carry_out);

// LSR()
// ========

bits(N) LSR(bits(N) x, integer shift)
assert shift >= 0;
if shift == 0 then
  result = x;
else
  (result, -) = LSR_C(x, shift);
return result;

// ASR_C()
// ========

(bits(N), bit) ASR_C(bits(N) x, integer shift)
assert shift > 0;
extended_x = SignExtend(x, shift+N);
result = extended_x<shift+N-1:shift>;
carry_out = extended_x<shift-1>;

return (result, carry_out);

// ASR()
// =====

bits(N) ASR<bits(N) x, integer shift)
assert shift >= 0;
if shift == 0 then
result = x;
else
(result, -) = ASR_C(x, shift);
return result;

// ROR_C()
// =======

<bits(N), bit) ROR_C<bits(N) x, integer shift)
assert shift != 0;
m = shift MOD N;
result = LSR(x,m) OR LSL(x,N-m);
carry_out = result<N-1>
return (result, carry_out);

// ROR()
// =====

bits(N) ROR<bits(N) x, integer shift)
if n == 0 then
result = x;
else
(result, -) = ROR_C(x, shift);
return result;

// RRX_C()
// =======

<bits(N), bit) RRX_C<bits(N) x, bit carry_in)
result = carry_in : x<N-1:1>
carry_out = x<0>
return (result, carry_out);

// RRX()
// ======

bits(N) RRX<bits(N) x, bit carry_in)
(result, -) = RRX_C(x, carry_in);
return result;

Note

ARMv6-M does not support the RRX instruction and therefore does not use the RRX_C() or RRX() functions. Pseudocode functions that are common with ARMv7-M reference these functions, but they are never called in ARMv6-M operation.
Pseudocode details of addition and subtraction

In pseudocode, addition and subtraction can be performed on any combination of unbounded integers and bitstrings, provided that if they are performed on two bitstrings, the bitstrings must be identical in length. The result is another unbounded integer if both operands are unbounded integers, and a bitstring of the same length as the bitstring operand(s) otherwise. For the precise definition of these operations, see Addition and subtraction on page AppxE-399.

The main addition and subtraction instructions can produce status information about both unsigned carry and signed overflow conditions. This status information can be used to synthesize multi-word additions and subtractions. In pseudocode the \texttt{AddWithCarry()} function provides an addition with a carry input and carry and overflow outputs:

\begin{verbatim}
// AddWithCarry()
// ==============
(bits(N), bit, bit) AddWithCarry(bits(N) x, bits(N) y, bit carry_in)
    unsigned_sum = UInt(x) + UInt(y) + UInt(carry_in);
    signed_sum   = SInt(x) + SInt(y) + UInt(carry_in);
    result       = unsigned_sum<N-1:0>;  // same value as signed_sum<N-1:0>
    carry_out    = if UInt(result) == unsigned_sum then '0' else '1';
    overflow     = if SInt(result) == signed_sum then '0' else '1';
    return (result, carry_out, overflow);
\end{verbatim}

An important property of the \texttt{AddWithCarry()} function is that if:

\begin{verbatim}
(result, carry_out, overflow) = AddWithCarry(x, NOT(y), carry_in)
\end{verbatim}

then:

- If \texttt{carry_in == '1'}, then \texttt{result == x-y} with \texttt{overflow == '1'} if signed overflow occurred during the subtraction and \texttt{carry_out == '1'} if unsigned borrow did not occur during the subtraction. That is, if \texttt{x \geq y}.
- If \texttt{carry_in == '0'}, then \texttt{result == x-y-1} with \texttt{overflow == '1'} if signed overflow occurred during the subtraction and \texttt{carry_out == '1'} if unsigned borrow did not occur during the subtraction. That is, if \texttt{x > y}.

Together, these mean that the \texttt{carry_in} and \texttt{carry_out} bits in \texttt{AddWithCarry()} calls can act as \texttt{NOT borrow} flags for subtractions and also as \texttt{carry} flags for additions.
A2.3 Registers and execution state

The application level programmers' model provides details of the general-purpose and special-purpose registers visible to the application programmer, the ARM memory model, and the instruction set used to load registers from memory, store registers to memory, or manipulate data within the registers.

Applications often interact with external events. A summary of the types of events recognized in the architecture, along with the mechanisms provided in the architecture to interact with events, is included in *Exceptions, faults and interrupts* on page A2-39. How events are handled is a system level topic described in *ARMv6-M exception model* on page B1-218.

A2.3.1 ARM core registers

There are thirteen general-purpose 32-bit registers, R0-R12, and an additional three 32-bit registers that have special names and usage models:

**SP**
Stack Pointer, used a pointer to the active stack. For usage restrictions see *Use of 0b1101 as a register specifier* on page A5-83. This is preset to the top of the Main stack on reset. See *The SP registers* on page B1-211 for more information. SP is sometimes referred to as R13.

**LR**
Link Register stores the Return Link. This is a value that relates to the return address from a subroutine that is entered using a Branch with Link instruction. The LR register is also updated on exception entry, see *Exception entry behavior* on page B1-224. LR is sometimes referred to as R14.

---

**Note**

LR can be used for other purposes when it is not required to support a return from a subroutine.

---

**PC**
Program Counter, see *Use of 0b1111 as a register specifier* on page A5-82 for more information. The PC is loaded with the Reset handler start address on reset. PC is sometimes referred to as R15.

**Pseudocode details of ARM core register operations**

In pseudocode, the $R[]$ function is used to:

- Read or write R0-R12, SP, and LR, using $n == 0-12, 13,$ and $14$ respectively.
- Read the PC, using $n == 15$.

This function has prototypes:

```c
bits(32) R[integer n]
assert n >= 0 && n <= 15;

R[integer n] = bits(32) value
assert n >= 0 && n <= 14;
```
See *Pseudocode details for ARM core register access* on page B1-216 for more information about the R[] function. Writing an address to the PC causes either a simple branch to that address or an *interworking* branch that, in ARMv6-M, must select the Thumb instruction set to execute after the branch.

--- Note ---

The following pseudocode defines behavior in ARMv6-M and the M-profile in general. It is much simpler than the equivalent pseudo-function definitions that apply to other ARM architecture profiles.

A simple branch is performed by the `BranchWritePC()` function:

```c
// BranchWritePC()
// ===============
BranchWritePC(bits(32) address)
    BranchTo(address<31:1>:'0');
```

The `BXWritePC()` and `BLXWritePC()` functions each perform an interworking branch:

```c
// BXWritePC()
// ===========
BXWritePC(bits(32) address)
    if CurrentMode == Mode_Handler && address<31:28> == '1111' then
        ExceptionReturn(address<27:0>);
    else
        EPSR.T = address<0>;  // if EPSR.T == 0, a HardFault
        // is taken on the next instruction
        BranchTo(address<31:1>:'0');

// BLXWritePC()
// ============
BLXWritePC(bits(32) address)
    EPSR.T = address<0>;  // if EPSR.T == 0, a HardFault is taken on the next instruction
    BranchTo(address<31:1>:'0');
```

The `LoadWritePC()` and `ALUWritePC()` functions are used for two cases where the behavior was systematically modified between architecture versions. The functions simplify to aliases of the branch functions in the M-profile architecture variants:

```c
// LoadWritePC()
// =============
LoadWritePC(bits(32) address)
    BXWritePC(address);

// ALUWritePC()
// =============
ALUWritePC(bits(32) address)
```
BranchWritePC(address);

### A2.3.2 The Application Program Status Register

Program status is reported in the 32-bit APSR. The APSR bit assignments are:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| N  | Z  | C  | V  |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |     |

APSR bit fields are in the following categories:

- Reserved bits are allocated to system features or are available for future expansion. See *The special-purpose program status registers, xPSR* on page B1-212 for more information about currently allocated reserved bits. Application level software must ignore values read from reserved bits, and preserve their value on a write. The bits are defined as UNK/SBZP.

- Flags that many instructions can update:

  - **N**, bit [31]  Negative condition code flag. Set to bit [31] of the result of the instruction. If the result is regarded as a two's complement signed integer, then N is set to 1 if the result is negative and set to 0 if it is positive or zero.

  - **Z**, bit [30]  Zero condition code flag. Set to 1 if the result of the instruction is zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.

  - **C**, bit [29]  Carry condition code flag. Set to 1 if the instruction results in a carry condition, for example an unsigned overflow on an addition.

  - **V**, bit [28]  Overflow condition code flag. Set to 1 if the instruction results in an overflow condition, for example a signed overflow on an addition.

--- **Note**

The instruction descriptions in Chapter A6 *Thumb Instruction Details* and Chapter B4 *ARMv6-M System Instructions* indicate whether an instruction updates these flags, and if so, which flags are updated and the conditions that determine each update.

### A2.3.3 Execution state support

ARMv6-M only executes Thumb instructions, and therefore always executes instructions in Thumb state. See Chapter A6 *Thumb Instruction Details* for a list of the instructions supported.

In addition to normal program execution, a Debug state exists when the Debug Extension is implemented – see Chapter C1 *ARMv6-M Debug* for more details.
A2.4 Exceptions, faults and interrupts

An exception can be caused by the execution of an exception generating instruction or triggered as a response to a system behavior such as an interrupt, alignment fault or memory system fault. Synchronous and asynchronous exceptions can occur within the architecture.

A2.4.1 System-related events

The following types of exception are system related:
- Supervisor calls that applications use to request a service from the underlying operating system. Using the SVC instruction, the application can instigate a supervisor call for a service requiring privileged access to the system.
- Instruction execution related errors.
- Data memory access errors on any load or store.
- Usage faults from a variety of execution state related errors, such as executing an UNDEFINED instruction.

In general, faults are synchronous to the associated executing instruction. Some system errors can cause an imprecise exception where it is reported at a time bearing no fixed relationship, that is, asynchronously, to the instruction that caused it.

Interrupts are always treated as events that are asynchronous to the program flow.

An ARMv6-M implementation includes:
- A deferred Supervisor call, PendSV. A handler uses this when it requires service from a Supervisor, typically an underlying operating system. The PendSV handler executes when the processor takes the associated exception. PendSV is supported by the ICSR, see Interrupt Control State Register, ICSR on page B3-265. See Exceptions on page B1-207 for the definition of a pending exception.

Note

An application must use the SVC instruction if it requires a supervisor call that is synchronous to program execution.

- A Nested Vectored Interrupt Controller (NVIC) for external interrupts. See Nested Vectored Interrupt Controller, NVIC on page B3-281 for information.
- A BKPT instruction that generates a debug event if the Debug Extension is supported and enabled, see Debug event behavior on page C1-324 for more information.
- An optional system timer, SysTick, and associated interrupt. See The system timer, SysTick on page B3-275 for information.

For power or performance reasons, software might want to notify the system that an action is complete, or provide a hint to the system that it can suspend operation of the current task. The ARMv6-M architecture provides instruction support for the following:
- Send Event and Wait for Event instructions, see SEV on page A6-174 and WFE on page A6-197
- the Wait For Interrupt instruction, see WFI on page A6-198.
A2.5 Coprocessor support

ARMv6-M does not support coprocessors.
This chapter gives an application-level view of the ARMv6-M memory model. It contains the following sections:

- Address space on page A3-42
- Alignment support on page A3-43
- Endian support on page A3-44
- Synchronization and semaphores on page A3-47
- Memory types and attributes and the memory order model on page A3-48
- Access rights on page A3-56
- Memory access order on page A3-58
- Caches and memory hierarchy on page A3-63.
A3.1 Address space

ARmv6-M is a memory-mapped architecture. The system address map on page B3-258 describes the ARmv6-M address map.

The ARmv6-M architecture uses a single, flat address space of 2^{32} 8-bit bytes, covering 4GB. Byte addresses are treated as unsigned numbers, running from 0 to 2^{32} - 1.

This address space is regarded as consisting of 2^{30} 32-bit words, each of whose addresses is word-aligned, meaning that the address is divisible by 4. The word whose word-aligned address is A consists of the four bytes with addresses A, A+1, A+2 and A+3. The address space can also be considered as consisting of 2^{31} 16-bit halfwords, each of whose addresses is halfword-aligned, meaning that the address is divisible by 2. The halfword whose halfword-aligned address is A consists of the two bytes with addresses A and A+1.

For ARmv6-M, instruction fetches are always halfword-aligned and data accesses are always naturally aligned.

Address calculations are normally performed using ordinary integer instructions. This means that they wrap around if they overflow or underflow the address space. Another way of describing this is that any address calculation is reduced modulo 2^{32}.

Normal sequential execution of instructions effectively calculates:

(address_of_current_instruction) + (size_of_executed_instruction)

after each instruction to determine the instruction to execute next. If this calculation overflows the top of the address space, the result is UNPREDICTABLE. In ARmv6-M this condition cannot occur because the top of memory is defined to always have the eXecute Never (XN) memory attribute associated with it. See The system address map on page B3-258 for more information. An access violation is reported if this scenario occurs.

The information in this section only applies to instructions that are executed, including those that fail their condition code check. Most ARM implementations prefetch instructions ahead of the currently-executing instruction.

LDM, POP, PUSH, and STM instructions access a sequence of words at increasing memory addresses, effectively incrementing a memory address by 4 for each register load or store. If this calculation overflows the top of the address space, the result is UNPREDICTABLE.
A3.2 Alignment support

ARMv6-M always generates a fault when an unaligned access occurs.

Writes to the PC are restricted according to the rules that *Use of 0b1111 as a register specifier* on page A5-82 describes.

A3.2.1 Alignment behavior

Address alignment affects data accesses and updates to the PC.

Alignment and data access

The following data accesses always generate an alignment fault:

- Non word-aligned LDM and POP
- Non word-aligned STM and PUSH
- Non halfword-aligned LDR(S)H and STRH
- Non word-aligned LDR and STR.

Alignment and updates to the PC

All instruction fetches are halfword-aligned.

For exception entry and return:

- exception entry using a vector with bit [0] clear produces an invalid execution state
- execution of a reserved EXC_RETURN is UNPREDICTABLE
- loading an unaligned value from the stack into the PC on an exception return is UNPREDICTABLE.

For all other cases where the PC is updated:

- Bit [0] of the value is ignored when loading the PC using an ADD or MOV instruction.
- A BLX, BX, or POP instruction produces an invalid execution state if bit [0] of the value written to the PC is zero.

——— Note ————

Attempting to execute an instruction while in an invalid execution state causes either a HardFault exception or a Lockup condition.
A3.3 Endian support

The address space rules, defined in Address space on page A3-42, require that for an address A:
• the word at address A consists of the bytes at addresses A, A+1, A+2 and A+3
• the halfword at address A consists of the bytes at addresses A and A+1
• the halfword at address A+2 consists of the bytes at addresses A+2 and A+3
• the word at address A therefore consists of the halfwords at addresses A and A+2.

However, this does not fully specify the mappings between words, halfwords and bytes. A memory system uses either a little-endian or a big-endian mapping scheme that defines the endianness of the memory system.

In a little-endian memory system:
• a byte or halfword at address A is the least significant byte or halfword within the word at that address
• a byte at a halfword address A is the least significant byte within the halfword at that address.

Figure A3-1 shows a little-endian mapping between bytes from memory and the interpreted value in an ARM register.

In a big-endian memory system:
• a byte or halfword at address A is the most significant byte or halfword within the word at that address
• a byte at a halfword address A is the most significant byte within the halfword at that address.

Figure A3-2 shows a big-endian mapping between bytes from memory and the interpreted value in an ARM register.

For a word address A, Figure A3-3 on page A3-45 and Figure A3-4 on page A3-45 show how the word at address A, the halfwords at address A and A+2, and the bytes at addresses A, A+1, A+2 and A+3 map onto each other for each endianness.
The big-endian and little-endian mapping schemes determine the order in which the bytes of a word or halfword are interpreted.

For example, loading a 4-byte word from address 0x1000 results in accessing the bytes contained at memory locations 0x1000, 0x1001, 0x1002 and 0x1003, regardless of the mapping scheme used. The mapping scheme determines the significance of those bytes.

### A3.3.1 Controlling endianness in ARMv6-M

In ARMv6-M, it is implementation defined whether the selection of big-endian or little-endian memory mapping is fixed, or is determined from a control input on a reset. The endian mapping has the following restrictions:

- The endianness setting only applies to data accesses. Instruction fetches are always little endian.
- Loads and stores to the Private Peripheral Bus (PPB) are always little endian. See General rules for PPB register accesses on page B3-260 for more information.

For information on endian control and status see Control of the endianness model in ARMv6-M on page B2-254.
Instruction alignment and byte ordering

ARMv6-M enforces 16-bit alignment on all instructions. This means that 32-bit instructions are treated as two halfwords, \texttt{hw1} and \texttt{hw2}, with \texttt{hw1} at the lower address.

In instruction encoding diagrams, \texttt{hw1} is shown to the left of \texttt{hw2}. This results in the encoding diagrams reading more naturally. Figure A3-5 shows the byte order of a 32-bit Thumb instruction.

<table>
<thead>
<tr>
<th>Byte at Address A+1</th>
<th>Byte at Address A</th>
<th>Byte at Address A+3</th>
<th>Byte at Address A+2</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32-bit Thumb instruction, \texttt{hw1}</td>
<td>32-bit Thumb instruction, \texttt{hw2}</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure A3-5 Instruction byte order in memory

A3.3.2 Element size andendianness

The effect of the endianness mapping on data applies to the size of the elements being transferred in the load and store instructions. Table A3-1 shows the element size of each of the load and store instructions.

<table>
<thead>
<tr>
<th>Instruction class</th>
<th>Instructions</th>
<th>Element size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load or store byte</td>
<td>\texttt{LDR{S}B, STRB}</td>
<td>byte</td>
</tr>
<tr>
<td>Load or store halfword</td>
<td>\texttt{LDR{S}H, STRH}</td>
<td>halfword</td>
</tr>
<tr>
<td>Load or store word</td>
<td>\texttt{LDR, STR}</td>
<td>word</td>
</tr>
<tr>
<td>Load or store multiple words</td>
<td>\texttt{LDM, STM, PUSH, POP}</td>
<td>word</td>
</tr>
</tbody>
</table>

A3.3.3 Instructions to reverse bytes in a general-purpose register

When an application or device driver has to interface to memory-mapped peripheral registers or shared memory structures that are not the same endianness as that of the internal data structures, or the endianness of the OS, an efficient way of being able to explicitly transform the endianness of the data is required.

ARMv6-M provides instructions for the following byte transformations:

- \texttt{REV} Reverse word, four bytes, register, for transforming 32-bit representations.
- \texttt{REVSH} Reverse halfword and sign extend, for transforming signed 16-bit representations.
- \texttt{REV16} Reverse packed halfwords in a register for transforming unsigned 16-bit representations.

See the instruction definitions in Chapter A6 \textit{Thumb Instruction Details} for more information.
A3.4 Synchronization and semaphores

Exclusive access instructions support non-blocking shared-memory synchronization primitives that enable calculation to be performed on the semaphore between the read and write phases, and scale for multi-processor system designs.

ARMv6-M does not support exclusive accesses.
A3.5 Memory types and attributes and the memory order model

The ARM architecture defines a set of memory attributes with the characteristics required to support all memory and devices in the system memory map. The ordering of accesses for regions of memory is also defined by the memory attributes.

The following mutually-exclusive main memory type attributes describe the memory regions:

- Normal
- Device
- Strongly-ordered.

Memory used for program execution and data storage generally complies with Normal memory. Examples of Normal memory technology are:

- Preprogrammed Flash. Updating Flash memory can impose stricter ordering rules.
- ROM.
- SRAM.
- SDRAM and DDR memory.

System peripherals, or I/O, generally conform to different access rules that are defined as Strongly-ordered or Device memory. Examples of I/O accesses are:

- FIFOs where consecutive accesses add, or write, and remove, or read, queued values
- interrupt controller registers where an access can be used as an interrupt acknowledge that changes the state of the controller itself
- memory controller configuration registers that set up the timing of areas of Normal memory
- memory-mapped peripherals where accessing memory locations causes side effects in the system.

In addition to the main memory type attributes, the Shareable attribute indicates whether Normal or Device memory is private to a single processor, or accessible from multiple processors or other bus master resources, such as an intelligent peripheral with DMA capability.

Strongly-ordered memory is required where it is necessary to ensure strict ordering of the access relative to what occurred in program order before the access and after it. Strongly-ordered memory always assumes the resource is Shareable.
Table A3-2 provides a summary of the memory attributes.

<table>
<thead>
<tr>
<th>Memory type attribute</th>
<th>Shareable attribute</th>
<th>Other attribute</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Strongly-ordered</td>
<td>Shareable</td>
<td></td>
<td>All memory accesses to Strongly-ordered memory occur in program order. All Strongly-ordered accesses are assumed to be Shareable.</td>
</tr>
<tr>
<td>Device</td>
<td>Shareable</td>
<td></td>
<td>Handles memory mapped peripherals that are shared by several processors.</td>
</tr>
<tr>
<td>Non-Shareable</td>
<td></td>
<td></td>
<td>Handles memory mapped peripherals that are used only by a single processor.</td>
</tr>
<tr>
<td>Normal</td>
<td>Shareable</td>
<td>Non-cacheable</td>
<td>Handles Normal memory that is shared between several processors.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write-Through</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>cacheable</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write-Back</td>
<td>cacheable</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Normal</td>
<td>Non-Shareable</td>
<td>Non-cacheable</td>
<td>Handles Normal memory that is used only by a single processor.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write-Through</td>
<td>cacheable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Write-Back</td>
<td>cacheable</td>
</tr>
</tbody>
</table>

A3.5.1 Atomicity in the ARM architecture

*Atomicity* is a feature of memory accesses, described as *atomic* accesses. The ARM architecture description refers to two types of atomicity, defined in:

- *Single-copy atomicity*

**Single-copy atomicity**

A read or write operation is *single-copy atomic* if the following conditions are both true:

- After any number of write operations to an operand, the value of the operand is the value written by one of the write operations. It is impossible for part of the value of the operand to come from one write operation and another part of the value to come from a different write operation.

- When a read operation and a write operation are made to the same operand, the value obtained by the read operation is one of:
  - the value of the operand before the write operation
  - the value of the operand after the write operation.

It is never the case that the value of the read operation is partly the value of the operand before the write operation and partly the value of the operand after the write operation.
The only ARMv6-M explicit ARM processor accesses that exhibit single-copy atomicity are:

- all byte transactions
- all halfword transactions to 16-bit aligned locations
- all word transactions to 32-bit aligned locations.

LDM, STM, PUSH and POP operations are seen as a sequence of 32-bit transactions aligned to 32 bits. Each of these 32-bit transactions are guaranteed to exhibit single-copy atomicity. Sub-sequences of two or more 32-bit transactions from the sequence might not exhibit single-copy atomicity.

When an access is not single-copy atomic, it is executed as a sequence of smaller accesses, each of which is single-copy atomic, at least at the byte level.

For implicit accesses:

- cache linefills and evictions have no effect on the atomicity of explicit transactions or instruction fetches
- instruction fetches are single-copy atomic at 16-bit granularity.

**Multi-copy atomicity**

In a multiprocessing system, writes to a memory location are *multi-copy atomic* if the following conditions are both true:

- all writes to the same location are *serialized*, that is they are observed in the same order by all copies of the location
- a read of a location does not return the value of a write until all copies of the location have seen that write.

Writes to Normal memory are not multi-copy atomic.

All writes to Device and Strongly-Ordered memory that are single-copy atomic are also multi-copy atomic.

All write accesses to the same location are serialized. Write accesses to Normal memory can be repeated up to the point that another write to the same address is observed.

For Normal memory, serialization of writes does not prohibit the merging of writes.

**A3.5.2 Normal memory**

Normal memory is idempotent, meaning that it exhibits the following properties:

- read transactions can be repeated with no side effects
- repeated read transactions return the last value written to the resource being read
- read transactions can prefetch additional memory locations with no side effects
- write transactions can be repeated with no side effects, provided that the location is unchanged between the repeated writes
- unaligned accesses are supported
- transactions can be merged prior to accessing the target memory system.
Normal memory can be read and write, or read-only. The Normal memory attribute is further defined as being Shareable or Non-Shareable, and describes most memory used in a system.

Accesses to Normal memory conform to the weakly-ordered model of memory ordering. A description of the weakly-ordered model is contained in standard texts describing memory ordering issues. See Memory Consistency Models for Shared Memory-Multiprocessors for more information.

All explicit accesses must correspond to the ordering requirements of accesses described in Memory access order on page A3-58.

Instructions that conform to the sequence of transactions classification as defined in Atomicity in the ARM architecture on page A3-49 can be abandoned if an exception occurs during the sequence of transactions. The instruction is restarted on return from the exception, and one or more of the memory locations can be accessed multiple times. For Normal memory, this can result in repeated write transactions to a location that has been changed between the repeated writes.

Non-Shareable Normal memory

For a Normal memory region, the Non-shareable attribute identifies Normal memory that is likely to be accessed only by a single processor.

A region of memory marked as Non-shareable Normal does not have any requirement to make the effect of a cache transparent for data or instruction accesses. If other observers share the memory system, software must use cache maintenance operations if the presence of caches might lead to coherency issues when communicating between the observers. This cache maintenance requirement is in addition to the barrier operations that are required to ensure memory ordering.

For Non-shareable Normal memory, the Load Exclusive and Store Exclusive synchronization primitives do not take account of the possibility of accesses by more than one observer.

Shareable Normal memory

For Normal memory, the Shareable memory attribute describes Normal memory that is expected to be accessed by multiple processors or other system masters.

A region of Normal memory with the Sharable attribute is one for which the effect of interposing a cache, or caches, on the memory system is entirely transparent to data accesses in the same shareability domain. Explicit software management is required to ensure the coherency of instruction caches.

Implementations can use a variety of mechanisms to support this management requirement, from not caching accesses in Shareable regions to more complex hardware schemes for cache coherency for those regions.

For Shareable Normal memory, the Load-Exclusive and Store-Exclusive synchronization primitives take account of the possibility of accesses by more than one observer in the same Shareability domain.

--- Note ---

The Shareable concept enables system designers to specify the locations in Normal memory that must have coherency requirements. However, to facilitate porting of software, software developers must not assume that specifying a memory region as Non-shareable permits software to make assumptions about the
incoherency of memory locations between different processors in a shared memory system. Such assumptions are not portable between different multiprocessing implementations that make use of the Shareable concept. Any multiprocessing implementation might implement caches that, inherently, are shared between different processing elements.

Write-through cacheable, Write-back cacheable and Non-cacheable Normal memory

In addition to marking a region of Normal memory as being Shareable or Non-Shareable, regions can also be marked as being one of:

- cacheable write-through
- cacheable write-back
- non-cacheable.

This marking is independent of the marking of a region of memory as being Shareable or Non-Shareable. It indicates the required handling of the data region for reasons other than those to handle the requirements of shared data. As a result, it is acceptable for a region of memory that is marked as being cacheable and shareable not to be held in the cache in an implementation that handles shared regions by not caching the data.

A3.5.3 Device memory

The Device memory type attribute defines memory locations where an access to the location can cause side effects, or where the value returned for a load can vary depending on the number of loads performed. Memory-mapped peripherals and I/O locations are examples of memory regions normally marked as being Device memory.

For explicit accesses from the processor to memory marked as Device:

- all accesses occur at their program size
- the number of accesses is the number specified by the program.

An implementation must not perform more accesses to a Device memory location than are specified by a simple sequential execution of the program, except as a result of an exception. This section describes this permitted effect of an exception.

The architecture does not permit speculative accesses to memory marked as Device.

Address locations marked as Device are Non-cacheable. While writes to Device memory can be buffered, writes can be merged only where the merge maintains all of the following:

- the number of accesses
- the order of the accesses
- the size of each access.

Multiple accesses to the same address must not change the number of accesses to that address. Coalescing of accesses is not permitted for accesses to Device memory.
When a Device memory operation has side effects that apply to Normal memory regions, software must use
a memory barrier to ensure correct operation. For example, after programming the configuration registers
of a memory controller, software must perform a barrier operation before it relies on the effect of that
programming on memory accesses.

All explicit accesses to Device memory must comply with the ordering requirements of accesses described
in *Memory access order* on page A3-58.

An instruction that generates a sequence of accesses as described in *Atomicity in the ARM architecture* on
page A3-49 might be abandoned as a result of an exception being taken during the sequence of accesses. On
return from the exception the instruction is restarted, and therefore one or more of the memory locations
might be accessed multiple times. This can result in repeated write accesses to a location that has been
changed between the write accesses.

--- Note ---
Software must not use an instruction that generates a sequence of accesses to access Device memory if the
instruction might restart after an exception and repeat any accesses. For more information see *Exceptions
in Load Multiple and Store Multiple operations* on page B1-231.

**Shareable attribute for Device memory regions**

Device memory regions can be given the Shareable attribute. This means that a region of Device memory
is either:

- Shareable Device memory
- Non-shareable Device memory.

Non-shareable Device memory is defined as only accessible by a single processor. An example of a system
supporting Shareable and Non-shareable Device memory is an implementation that supports both:

- a local bus for its private peripherals
- system peripherals implemented on the main shared system bus.

Such a system might have more predictable access times for local peripherals such as watchdog timers or
interrupt controllers. In particular, a specific address in a Non-shareable Device memory region might
access a different physical peripheral for each processor.

**A3.5.4 Strongly-ordered memory**

The Strongly-ordered memory type attribute defines memory locations where an access to the location can
cause side effects, or where the value returned for a load can vary depending on the number of loads
performed. Examples of memory regions normally marked as being Strongly-ordered are memory-mapped
peripherals and I/O locations.

For explicit accesses from the processor to memory marked as Strongly-ordered:

- all accesses occur at their program size
- the number of accesses is the number specified by the program.
An implementation must not perform more accesses to a Strongly-ordered memory location than are specified by a simple sequential execution of the program, except as a result of an exception. This section describes this permitted effect of an exception.

The architecture does not permit speculative data accesses to memory marked as Strongly-ordered.

Address locations in Strongly-ordered memory are not held in a cache, and are always treated as Shareable memory locations.

All explicit accesses to Strongly-ordered memory must correspond to the ordering requirements of accesses described in Memory access order on page A3-58.

An instruction that generates a sequence of accesses as described in Atomicity in the ARM architecture on page A3-49 might be abandoned as a result of an exception being taken during the sequence of accesses. On return from the exception the instruction is restarted, and therefore one or more of the memory locations might be accessed multiple times. This can result in repeated write accesses to a location that has been changed between the write accesses.

Note

Software must not use an instruction that generates a sequence of accesses to access Strongly-ordered memory if the instruction might restart after an exception and repeat any write accesses. For more information see Exceptions in Load Multiple and Store Multiple operations on page B1-231.

A3.5.5 Memory access restrictions

The following restrictions apply to memory accesses:

- For any access X, the bytes accessed by X must all have the same memory type attribute, otherwise, the behavior of the access is UNPREDICTABLE. That is, unaligned accesses that span a boundary between different memory types are UNPREDICTABLE.

- For any two memory accesses X and Y, where X and Y are generated by the same instruction, X and Y must all have the same memory type attribute, otherwise, the results are UNPREDICTABLE. For example, an LDM or STM that spans a boundary between Normal and Device memory is UNPREDICTABLE.

- An instruction that generates and unaligned memory access to Device or Strongly-ordered memory is UNPREDICTABLE.

- For instructions that generate accesses to Device or Strongly-ordered memory, implementations must not change the sequence of accesses specified by the pseudocode of the instruction. This includes not changing:
  - the number of accesses
  - the time order of the accesses at any particular memory-mapped peripheral
  - the data sizes and other properties of each access.
In addition, processor implementations expect any attached memory system to be able to identify the memory type of an access, and to obey similar restrictions with regard to the number, time order, data sizes and other properties of the access.

Exceptions to this rule are:

— A processor implementation can break this rule, provided that the information it does supply to the memory system enables the original number, time order, and other details of the accesses to be reconstructed. In addition, the implementation must place a requirement on attached memory systems to do this reconstruction when the accesses are to Device or Strongly-ordered memory.

For example, the word loads generated by an \texttt{LDM} can be paired into 64-bit accesses by an implementation with a 64-bit bus. This is because the instruction semantics ensure that the 64-bit access is always a word load from the lower address followed by a word load from the higher address, provided a requirement is placed on memory systems to unpack the two word loads where the access is to Device or Strongly-ordered memory.

— Any implementation technique that produces results that cannot be observed to be different from those described here is legitimate.

• In ARMv6-M, it is \textsc{implementation defined} if interrupts are taken during the execution of a multi-word instruction that uses \texttt{LDM}, \texttt{STM}, \texttt{PUSH} or \texttt{POP}. Memory accesses might repeat if a multi-word instruction is restarted after an exception, therefore ARM recommends that multi-word instructions are not used to access memory marked as Device or Strongly-ordered. See \textit{Exceptions in Load Multiple and Store Multiple operations} on page B1-231 for information about the architecture constraints associated with \texttt{LDM} and \texttt{STM}, and the exception model.

• Multi-access instructions that load or store the PC must only access Normal memory. If they access Device or Strongly-ordered memory the results are \textsc{unpredictable}.

• Instruction fetches must only access Normal memory. If they access Device or Strongly-ordered memory, the results are \textsc{unpredictable}. For example, instruction fetches must not be performed to areas of memory containing read-sensitive devices, because there is no ordering requirement between instruction fetches and explicit accesses.

To ensure correctness, read-sensitive locations must be marked as non-executable, see \textit{Privilege level access controls for instruction accesses} on page A3-56. In ARMv6-M implementations that do not include the PMSA Extension, accessibility is fixed as part of the memory map. See \textit{The system address map} on page B3-258 and \textit{Protected Memory System Architecture, PMSA\textit{v}6} on page B3-289 for more details.
A3.6 Access rights

Access rights consist of the following classes:

- rights for data accesses
- rights for instruction prefetching.

Access rights can be restricted to permit only privileged execution. This restriction is useful only in an ARMv6-M implementation that includes the Unprivileged/Privileged Extension.

Instruction or data access violations cause a HardFault exception. When an implementation includes the Unprivileged/Privileged Extension, memory accesses that do not match all access conditions of a region address match, or a default memory map match, generate a fault. MPU registers require privileged memory accesses for reads and writes. Unprivileged accesses generate a HardFault.

See PMSA v6 MPU operation on page B3-290 for more information.

A3.6.1 Privilege level access controls for data accesses

The ARM architecture memory attributes can define that a memory region is:

- not accessible to any accesses
- accessible only to privileged accesses
- accessible to privileged and unprivileged accesses.

Note

In an ARMv6-M implementation that does not include the Unprivileged/Privileged Extension, accesses are always privileged.

Not all combinations of memory attributes for reads and writes are supported by all systems that define the memory attributes.

A3.6.2 Privilege level access controls for instruction accesses

The ARM architecture memory attributes can define that a region of memory is:

- not accessible for execution, meaning prefetching from addresses in the region must not occur
- accessible for execution by privileged processes only
- accessible for execution by privileged and unprivileged processes.

Note

In an ARMv6-M implementation that does not include the Unprivileged/Privileged Extension, accesses are always privileged.

A memory region is described, independently, as being:

- accessible for reads by a privileged read access, or by privileged and unprivileged read access
- suitable for execution.
This means there is a linkage between the memory attributes that define the accessibility to explicit memory accesses, and those that define whether a region can be executed.

If execution is attempted from any memory location that the attributes prohibit, an instruction execution error occurs.
A3.7 Memory access order

The memory types defined in *Memory types and attributes and the memory order model* on page A3-48 have associated memory ordering rules to provide system compatibility for software between different implementations. The rules are defined to accommodate the increasing difficulty of ensuring linkage between the completion of memory accesses and the execution of instructions within a complex high-performance system, while also enabling simple systems and implementations to meet the criteria with predictable behavior.

The memory order model determines:

- when side effects are guaranteed to be visible
- the requirements for memory consistency.

Shareable memory indicating whether a region of memory is shared between multiple processors, and therefore requires an appearance of cache transparency in an ordering model, is supported. Implementations remain free to choose the mechanisms to implement this functionality.

Additional attributes and behaviors relate to the memory system architecture. These features are defined in other areas of this manual, see *Access rights* on page A3-56 and Table B3-1 on page B3-259 for information about access permissions and the system memory map respectively.

More information about the memory order model is given in the following subsections:

- *Reads and writes*
- *Ordering requirements for memory accesses* on page A3-60
- *Memory barriers* on page A3-61.

A3.7.1 Reads and writes

Memory accesses are either reads or writes.

Reads

Reads are defined as memory operations that have the semantics of a load. For ARMv6-M and Thumb these are:

- LDR{S}B, LDR{S}H, LDR
- LDM, POP

Writes

Writes are defined as operations that have the semantics of a store. For ARMv6-M and Thumb these are:

- STRB, STRH, STR
- STM, PUSH
Memory synchronization primitives

Synchronization primitives are required to ensure correct operation of system semaphores within the memory order model.

Synchronization primitive instructions are not supported in ARMv6-M. To implement atomic semaphores, system software must provide the necessary access guarantees, for example by disabling interrupts or executing an appropriate kernel handler.

Observability and completion

The concept of observability applies to all memory, however, the concept of global observability only applies to Shareable memory. Normal, Device and Strongly-ordered memory are defined in Memory types and attributes and the memory order model on page A3-48.

For all memory:

- a write to a location in memory is said to be observed by an observer when a subsequent read of the location by the same observer returns the value written by the write
- a write to a location in memory is said to be globally observed for a shareability domain when a subsequent read of the location by any observer within that shareability domain that is capable of observing the write returns the value written by the write
- a read of a location in memory is said to be observed by an observer when a subsequent write to the location by the same observer has no effect on the value returned by the read
- a read of a location in memory is said to be globally observed for a shareability domain when a subsequent write to the location by any observer within that shareability domain that is capable of observing the write has no effect on the value returned by the read.

Additionally, for Strongly-ordered memory:

- A read or write to a memory mapped location in a peripheral that exhibits side-effects is said to be observed, and globally observed, only when the read or write:
  — meets the general conditions listed
  — can begin to affect the state of the memory-mapped peripheral
  — can trigger all associated side effects, whether they affect other peripheral devices, processors, or memory.

For all memory, a read or write is defined to be complete when it is globally observed:

- A branch predictor maintenance operation is defined to be complete when the effects of operation are globally observed.

To determine when any side effects have completed, it is necessary to poll a location associated with the device, for example, a status register.
**Side effect completion in Strongly-ordered and Device memory**

For all memory-mapped peripherals, where the side-effects of a peripheral are required to be visible to the entire system, the peripheral must provide an IMPLEMENTATION DEFINED location that can be read to determine when all side effects are complete.

This is a key element of the architected memory order model.

### A3.7.2 Ordering requirements for memory accesses

ARMv6-M defines access restrictions in the memory ordering permitted, depending on the memory attributes of the accesses involved. Figure A3-6 shows the memory ordering between two explicit accesses A1 and A2, where A1, as listed in the first column, occurs before A2, as listed in the first row, in program order.

The symbols used in Figure A3-6 are as follows:

- `<` Accesses must be globally observed in program order, that is, A1 must be globally observed strictly before A2.
- `(blank)` Accesses can be globally observed in any order, provided that the requirements of uniprocessor semantics, for example respecting dependencies between instructions within a single processor, are maintained.

<table>
<thead>
<tr>
<th>A1</th>
<th>A2</th>
<th>Normal access</th>
<th>Device access</th>
<th>Strongly-ordered access</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal access</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Device access, Non-shareable</td>
<td>-</td>
<td>&lt;</td>
<td>-</td>
<td>&lt;</td>
</tr>
<tr>
<td>Device access, Shareable</td>
<td>-</td>
<td>-</td>
<td>&lt;</td>
<td>&lt;</td>
</tr>
<tr>
<td>Strongly-ordered access</td>
<td>-</td>
<td>&lt;</td>
<td>&lt;</td>
<td>&lt;</td>
</tr>
</tbody>
</table>

*Figure A3-6 Memory ordering restrictions*

There are no ordering requirements for implicit accesses to any type of memory.

### Program order for instruction execution

Program order of instruction execution is the order of the instructions in the control flow trace. Explicit memory accesses in an execution can be either:

- **Strictly Ordered**
  - Denoted by `<`. Must occur strictly in order.

- **Ordered**
  - Denoted by `<=`. Must occur either in order, or simultaneously.
Multiple load and store instructions, such as LDM, POP, STM, and PUSH generate multiple word accesses, each of which is a separate access for the purpose of determining ordering.

The rules for determining program order for two accesses A1 and A2 are:

If A1 and A2 are generated by two different instructions:

- A1 < A2 if the instruction that generates A1 occurs before the instruction that generates A2 in program order
- A2 < A1 if the instruction that generates A2 occurs before the instruction that generates A1 in program order.

If A1 and A2 are generated by the same instruction:

- If A1 and A2 are two word loads generated by an LDM or POP instruction, or two word stores generated by an STM or PUSH instruction, excluding LDM or POP instructions whose register list includes the PC:
  - A1 <= A2 if the address of A1 is less than the address of A2
  - A2 <= A1 if the address of A2 is less than the address of A1.
- If A1 and A2 are two word loads generated by an LDM or POP instruction whose register list includes the PC, the program order of the memory operations is not defined.

A3.7.3 Memory barriers

Memory barrier is the general term applied to an instruction, or sequence of instructions, used to force synchronization events by a processor with respect to retiring load or store instructions. A memory barrier is used to guarantee completion of preceding load or store instructions to the programmers’ model, flushing of any prefetched instructions prior to the event, or both. ARMv6-M includes three explicit barrier instructions to support the memory order model.

- DMB, see Data Memory Barrier (DMB) on page A3-62
- DSB, see Data Synchronization Barrier (DSB) on page A3-62
- ISB, see Instruction Synchronization Barrier (ISB) on page A3-62.

Memory barriers affect explicit reads and writes to the memory system generated by load and store instructions being executed in the processor. Reads and writes generated by DMA transactions and instruction fetches are not explicit accesses.

Note

For information on barriers and correctness for system configuration in the M-profile, see Barrier support for system correctness on page B2-255.
**Data Memory Barrier (DMB)**

The DMB instruction is a data memory barrier. DMB exhibits the following behavior:

- All explicit memory accesses by instructions occurring in program order before this instruction are globally observed before any explicit memory accesses because of instructions occurring in program order after this instruction are observed.

- The DMB instruction has no effect on the ordering of other instructions executing on the processor.

As such, DMB ensures the apparent order of the explicit memory operations before and after the instruction, without ensuring their completion. For details on the DMB instruction, see DMB on page A6-133.

**Data Synchronization Barrier (DSB)**

The DSB instruction operation acts as a special kind of DMB. The DSB operation completes when all explicit memory accesses before this instruction complete.

In addition, no instruction subsequent to the DSB can execute until the DSB completes. For details on the DSB instruction, see DSB on page A6-134.

**Instruction Synchronization Barrier (ISB)**

The ISB instruction flushes the pipeline in the processor, so that all instructions following the pipeline flush are fetched from memory after the instruction has been completed. It ensures that the effects of context altering operations, such as branch predictor maintenance operations, in addition to all changes to the special-purpose registers where applicable, executed before the ISB instruction are visible to the instructions fetched after the ISB. See The special-purpose CONTROL register on page B1-215 for more information.

In addition, the ISB instruction ensures that any branches that appear in program order after the ISB are always written into the branch prediction logic with the context that is visible after the ISB. This is required to ensure correct execution of the instruction stream.

Any context altering operations appearing in program order after the ISB only take effect after the ISB has been executed. This is because of the behavior of the context altering instructions.

ARM implementations are free to choose how far ahead of the current point of execution they prefetch instructions; either a fixed or a dynamically varying number of instructions. In addition to being free to choose how many instructions to prefetch, an ARM implementation can choose the possible future execution path to prefetch along. For example, after a branch instruction, it can choose to prefetch either the instruction following the branch or the instruction at the branch target. This is known as branch prediction.

A potential problem with all forms of instruction prefetching is that the instruction in memory can be changed after it was prefetched but before it is executed. If this happens, the modification to the instruction in memory does not normally prevent the already prefetched copy of the instruction from executing to completion. Use the ISB and memory barrier instructions, DMB or DSB as appropriate, to force execution ordering where necessary.

For details on the ISB instruction, see ISB on page A6-136.
A3.8 Caches and memory hierarchy

Support for caches in ARMv6-M is limited to memory attributes. These can be exported on a supporting bus protocol such as AMBA AHB or AMBA AXI to support system caches.

In situations where a breakdown in coherency can occur, software must manage the caches using cache maintenance operations that are memory mapped and IMPLEMENTATION DEFINED.

A3.8.1 Introduction to caches

A cache is a block of high-speed memory locations containing both address information and the associated data. The purpose is to increase the average speed of a memory access. Caches operate on two principles of locality:

**Spatial locality**
an access to one location is likely to be followed by accesses from adjacent locations, for example sequential instruction execution or usage of a data structure.

**Temporal locality**
an access to an area of memory is likely to be repeated within a short time period, for example execution of a code loop.

To minimize the quantity of control information stored, the spatial locality property is used to group several locations together under the same TAG. This logical block is commonly known as a cache line. When data is loaded into a cache, access times for subsequent loads and stores are reduced, resulting in overall performance benefits. An access to information already in a cache is known as a cache hit, and other accesses are called cache misses.

Normally, caches are self-managing, with the updates occurring automatically. Whenever the processor wants to access a cacheable location, the cache is checked. If the access is a cache hit, the access occurs immediately, otherwise a location is allocated and the cache line loaded from memory. Different cache topologies and access policies are possible, however they must comply with the memory coherency model of the underlying architecture.

Caches introduce a number of potential problems, mainly because of:

- memory accesses occurring at times other than when the programmer would normally expect them
- the existence of multiple physical locations where a data item can be held.

A3.8.2 Implication of caches to the application programmer

Caches are largely invisible to the application programmer, but can become visible because of a breakdown in coherency. Such a breakdown can occur when:

- memory locations are updated by other agents in the systems
- memory updates made from the application code must be made visible to other agents in the system.

For example:

In systems with a DMA that reads memory locations that are held in the data cache of a processor, a breakdown of coherency occurs when the processor has written new data in the data cache, but the DMA reads the old data held in memory.
In a Harvard architecture of caches, a breakdown of coherency occurs when new instruction data has been
written into the data cache or to memory, but the instruction cache still contains the old instruction data.
Chapter A4
The ARMv6-M Instruction Set

This chapter describes the ARMv6-M Thumb instruction set. It contains the following sections:

• About the instruction set on page A4-66
• Unified Assembler Language on page A4-68
• Branch instructions on page A4-70
• Data-processing instructions on page A4-71
• Status register access instructions on page A4-74
• Load and store instructions on page A4-75
• Load Multiple and Store Multiple instructions on page A4-77
• Miscellaneous instructions on page A4-78
• Exception-generating instructions on page A4-79.
A4.1 About the instruction set

ARMv6-M supports the Thumb instruction set including a small number of 32-bit instructions introduced with Thumb-2 technology, see 32-bit Thumb instruction encoding on page A5-91. The 16-bit instruction support is equivalent to the Thumb instruction set support in ARMv6 prior to the introduction of Thumb-2 technology. This chapter describes the functionality available in the ARMv6-M Thumb instruction set, and the UAL that can be assembled to either the Thumb or ARM instruction sets.

Thumb instructions are either 16-bit or 32-bit, and are aligned on a two-byte boundary. 16-bit and 32-bit instructions can be intermixed freely. However:

- Most 16-bit instructions can only access eight of the general purpose registers, R0-R7. These are known as the low registers.
- A small number of 16-bit instructions can access the high registers, R8-R15.

The ARM and Thumb instruction sets are designed to interwork freely. Because ARMv6-M only supports Thumb instructions, interworking instructions in ARMv6-M must only reference Thumb state execution, see ARMv6-M and interworking support for more details.

In addition, see:
- Chapter A5 The Thumb Instruction Set Encoding for encoding details of the Thumb instruction set
- Chapter A6 Thumb Instruction Details for detailed descriptions of the instructions.

A4.1.1 ARMv6-M and interworking support

Thumb interworking is held as bit [0] of an interworking address. Interworking addresses are used in the following instructions: BX, BLX, or POP that loads the PC.

ARMv6-M only supports the Thumb instruction execution state, therefore the value of address bit [0] must be 1 in interworking instructions, otherwise a fault occurs. All instructions ignore bit [0] and write bits [31:1]:’0’ when updating the PC.

16-bit instructions that update the PC behave as follows:

- ADD (register) and MOV (register) branch within Thumb state without interworking

  **Note**

  The use of Rd as the PC in the ADD (SP plus register) 16-bit instruction is deprecated.

- B, or the B<c> instruction, branches without interworking
- BLX (register) and BX interwork on the value in Rm
- POP interworks on the value loaded to the PC
- BKPT and SVC cause exceptions and are not considered to be interworking instructions.

For more details, see the description of the BXWritePC() function in Pseudocode details of ARM core register operations on page A2-36.
The 32-bit BL instruction branches to Thumb state based on the instruction encoding and is not based on bit [0] of the value written to the PC. It is the only 32-bit instruction in ARMv6-M that updates the PC.

### A4.1.2 Conditional execution

*Conditionally executed* means that the instruction only has its normal effect on the programmers’ model operation and memory if the N, Z, C and V flags in the APSR satisfy a condition specified in the instruction. If the flags do not satisfy this condition, the instruction acts as a NOP, that is, execution advances to the next instruction as normal, including any relevant checks for exceptions being taken, but has no other effect.

Conditional execution in ARMv6-M can only be achieved using a 16-bit conditional branch instruction, with a branch range of –256 to +254 bytes. See B on page A6-119 for details.

See [Conditional execution](#) on page A6-99 for more information about conditional execution.

--- Note ---

The Thumb instruction set in other architecture variants supports additional conditional execution capabilities:

- a 32-bit conditional branch with a larger branch range
- a Compare and Branch on Zero and a Compare and Branch on Nonzero instructions,
- an If-Then (IT) instruction.

These instructions are not supported in ARMv6-M.

### A4.1.3 Permanently UNDEFINED encodings

All versions of the ARM architecture define some encodings as permanently UNDEFINED. That is, permanently UNDEFINED encodings are defined in the 16-bit and 32-bit Thumb encodings. From issue C of this manual, ARM defines an assembler mnemonic for these instructions, see [UDF](#) on page A6-193.
A4.2 Unified Assembler Language

This document uses the ARM UAL. This assembly language syntax provides a canonical form for all ARM and Thumb instructions. ARM Limited recommends the use of UAL for flexibility and maximum portability across all ARM architecture variants.

UAL describes the syntax for the mnemonic and the operands of each instruction. In addition, it assumes that instructions and data items can be given labels. It does not specify the syntax to be used for labels, nor what assembler directives and options are available. See your assembler documentation for these details.

Note

Most earlier Thumb assembly language mnemonics are not supported. See Appendix D Legacy Instruction Mnemonics for details.

UAL includes instruction selection rules that specify the instruction encoding that is selected when more than one can provide the required functionality.

Syntax options exist to ensure that a particular encoding is selected. These are useful when disassembling code, to ensure that subsequent assembly produces the original code, and in some other situations.

ARMv6-M only supports a single width of instruction for any given mnemonic. This makes the selection syntax valid but less relevant in the ARMv6-M case. The selection syntax might be useful for code sharing cases with other architecture variants.

A4.2.1 Use of labels in UAL instruction syntax

The UAL syntax for some instructions includes the label of an instruction or a literal data item that is at a fixed offset from the instruction being specified. The assembler must:

1. Calculate the \( PC \) or \( \text{Align}(PC, 4) \) value of the instruction. The \( PC \) value of an instruction is its address plus 4 for a Thumb instruction, or plus 8 for an ARM instruction. The \( \text{Align}(PC, 4) \) value of an instruction is its \( PC \) value ANDed with \( 0xFFFFFFFFC \) to force it to be word-aligned. There is no difference between the \( PC \) and \( \text{Align}(PC, 4) \) values for an ARM instruction, but there can be for a Thumb instruction.

2. Calculate the offset from the \( PC \) or \( \text{Align}(PC, 4) \) value of the instruction to the address of the labelled instruction or literal data item.

3. Assemble a PC-relative encoding of the instruction, that is, one that reads its \( PC \) or \( \text{Align}(PC, 4) \) value and adds the calculated offset to form the required address.

Note

For instructions that encode a subtraction operation, if the instruction cannot encode the calculated offset, but can encode minus the calculated offset, the instruction encoding specifies a subtraction of minus the calculated offset.
The syntax of the following instructions includes a label:

- B and BL. The assembler syntax for these instructions always specifies the label of the instruction that they branch to. Their encodings specify a sign-extended immediate offset that is added to the PC value of the instruction to form the target address of the branch.

- The assembler syntax of the LDR instruction can specify the label of a literal data item that is to be loaded. The encoding of the instruction specifies a zero-extended immediate offset that is added to the Align(PC,4) value of the instruction to form the address of the data item.

- ADR. The assembler syntax for this instruction can specify the label of an instruction or literal data item whose address is to be calculated. Its encoding specifies a zero-extended immediate offset that is added to the Align(PC,4) value of the instruction to form the address of the data item.
A4.3 Branch instructions

Table A4-1 summarizes the branch instructions supported in the ARMv6-M Thumb instruction set.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Usage</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>B on page A6-119</td>
<td>Branch to target address</td>
<td>+/-2KB</td>
</tr>
<tr>
<td>BL on page A6-123</td>
<td>Call a subroutine</td>
<td>+/-16MB</td>
</tr>
<tr>
<td>BLX (register) on page A6-124</td>
<td>Call a subroutine&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Any</td>
</tr>
<tr>
<td>BX on page A6-125</td>
<td>Branch to target address&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Any</td>
</tr>
</tbody>
</table>

<sup>a</sup> In ARMv6-M, the interworking address must maintain Thumb execution state, otherwise a fault occurs.
A4.4 Data-processing instructions

Core data-processing instructions belong to one of the following groups:

- **Standard data-processing instructions.** This group perform basic data-processing operations, and share a common format with some variations.

- **Shift instructions** on page A4-72.

- **Multiply instructions** on page A4-73.

- **Packing and unpacking instructions** on page A4-73.

- **Miscellaneous data-processing instructions** on page A4-73.

A4.4.1 Standard data-processing instructions

These instructions generally have a destination register Rd, a first operand register Rn, and a second operand Rm.

In addition to placing a result in the destination register, most of these instructions set the condition code flags, according to the result of the operation. If an instruction does not set a flag, the existing value of that flag, from a previous instruction, is preserved.

Table A4-2 summarizes the main data-processing instructions in the Thumb instruction set. The instructions are classified and described as applicable in two sections in Chapter A6 Thumb Instruction Details, one section for each of the following:

- INSTRUCTION (immediate) where the second operand is a modified immediate constant.
- INSTRUCTION (register) where the second operand is a register, or a register shifted by a constant.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>Add with Carry</td>
<td>-</td>
</tr>
<tr>
<td>ADD</td>
<td>Add</td>
<td>ARMv6-M provides register and small immediate versions only.</td>
</tr>
<tr>
<td>ADR</td>
<td>Form PC-relative Address</td>
<td>First operand is the PC. Second operand is an immediate constant.</td>
</tr>
<tr>
<td>AND</td>
<td>Bitwise AND</td>
<td>-</td>
</tr>
<tr>
<td>BIC</td>
<td>Bitwise Bit Clear</td>
<td>-</td>
</tr>
<tr>
<td>CMN</td>
<td>Compare Negative</td>
<td>Sets flags. Like ADD but with no destination register.</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>Sets flags. Like SUB but with no destination register.</td>
</tr>
<tr>
<td>EOR</td>
<td>Bitwise Exclusive OR</td>
<td>-</td>
</tr>
</tbody>
</table>
### A4.4.2 Shift instructions

Table A4-3 lists the shift instructions in the Thumb instruction set.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOV</td>
<td>Copies operand to destination</td>
<td>Has only one operand. Constant support is limited to loading an 8-bit immediate value in ARMv6-M. If the operand is a shifted register, the instruction is an LSL, LSR, ASR, or ROR instruction instead. See <em>Shift instructions</em> for details.</td>
</tr>
<tr>
<td>MVN</td>
<td>Bitwise NOT</td>
<td>Has only one operand. ARMv6-M does not support any immediate or shift options.</td>
</tr>
<tr>
<td>ORR</td>
<td>Bitwise OR</td>
<td>-</td>
</tr>
<tr>
<td>RSB</td>
<td>Reverse Subtract</td>
<td>Subtracts first operand from second operand. ARMv6-M only supports an immediate value of 0.</td>
</tr>
<tr>
<td>SBC</td>
<td>Subtract with Carry</td>
<td>-</td>
</tr>
<tr>
<td>SUB</td>
<td>Subtract</td>
<td>-</td>
</tr>
<tr>
<td>TST</td>
<td>Test</td>
<td>Sets flags. Like AND but with no destination register.</td>
</tr>
</tbody>
</table>

#### Table A4-3 Shift instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arithmetic Shift Right</td>
<td>ASR (immediate) on page A6-117</td>
</tr>
<tr>
<td>Arithmetic Shift Right</td>
<td>ASR (register) on page A6-118</td>
</tr>
<tr>
<td>Logical Shift Left</td>
<td>LSL (immediate) on page A6-150</td>
</tr>
<tr>
<td>Logical Shift Left</td>
<td>LSL (register) on page A6-151</td>
</tr>
<tr>
<td>Logical Shift Right</td>
<td>LSR (immediate) on page A6-152</td>
</tr>
<tr>
<td>Logical Shift Right</td>
<td>LSR (register) on page A6-153</td>
</tr>
<tr>
<td>Rotate Right</td>
<td>ROR (register) on page A6-171</td>
</tr>
</tbody>
</table>

a. ARMv6-M does not support RRX, Rotate Right with Extend.
A4.4.3 Multiply instructions

The only multiply instruction supported in ARMv6-M performs a 32x32 multiply that generates a 32-bit result, see MUL on page A6-159. The instruction can operate on signed or unsigned quantities.

A4.4.4 Packing and unpacking instructions

Table A4-4 lists the packing and unpacking instructions in the Thumb instruction set.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signed Extend Byte</td>
<td>SXTB on page A6-190</td>
<td>Extend 8 bits to 32</td>
</tr>
<tr>
<td>Signed Extend Halfword</td>
<td>SXTH on page A6-191</td>
<td>Extend 16 bits to 32</td>
</tr>
<tr>
<td>Unsigned Extend Byte</td>
<td>UXTB on page A6-195</td>
<td>Extend 8 bits to 32</td>
</tr>
<tr>
<td>Unsigned Extend Halfword</td>
<td>UXTH on page A6-196</td>
<td>Extend 16 bits to 32</td>
</tr>
</tbody>
</table>

A4.4.5 Miscellaneous data-processing instructions

Table A4-5 lists the miscellaneous data-processing instructions in the Thumb instruction set. Immediate values in these instructions are simple binary numbers.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte-Reverse Word</td>
<td>REV on page A6-168</td>
<td>-</td>
</tr>
<tr>
<td>Byte-Reverse Packed Halfword</td>
<td>REV16 on page A6-169</td>
<td>-</td>
</tr>
<tr>
<td>Byte-Reverse Signed Halfword</td>
<td>REVSH on page A6-170</td>
<td>-</td>
</tr>
</tbody>
</table>
A4.5 Status register access instructions

The MRS and MSR instructions move the contents of the Application Program Status Register, APSR, to or from a general-purpose register.

The APSR is described in The Application Program Status Register on page A2-38.

The condition flags in the APSR are normally set by executing data-processing instructions, and are normally used to control the execution of conditional branch instructions. However, you can set the flags explicitly using the MSR instruction, and you can read the current state of the flags explicitly using the MRS instruction.

For details of the system level use of status register access instructions, see Chapter B4 ARMv6-M System Instructions.
A4.6 Load and store instructions

Table A4-6 summarizes the general-purpose register load and store instructions in the Thumb instruction set. See also Load Multiple and Store Multiple instructions on page A4-77.

Load and store instructions have several options for addressing memory. See Addressing modes on page A4-76 for more information.

<table>
<thead>
<tr>
<th>Data type</th>
<th>Load</th>
<th>Store</th>
</tr>
</thead>
<tbody>
<tr>
<td>32-bit word</td>
<td>LDR</td>
<td>STR</td>
</tr>
<tr>
<td>16-bit halfword</td>
<td>-</td>
<td>STRH</td>
</tr>
<tr>
<td>16-bit unsigned halfword</td>
<td>LDRH</td>
<td>-</td>
</tr>
<tr>
<td>16-bit signed halfword</td>
<td>LDRSH</td>
<td>-</td>
</tr>
<tr>
<td>8-bit byte</td>
<td>-</td>
<td>STRB</td>
</tr>
<tr>
<td>8-bit unsigned byte</td>
<td>LDRB</td>
<td>-</td>
</tr>
<tr>
<td>8-bit signed byte</td>
<td>LDRSB</td>
<td>-</td>
</tr>
</tbody>
</table>

A4.6.1 Halfword and byte loads and stores

Halfword and byte stores store the least significant halfword or byte from the register, to 16 or 8 bits of memory respectively. There is no distinction between signed and unsigned stores.

Halfword and byte loads load 16 or 8 bits from memory into the least significant halfword or byte of a register. Unsigned loads zero-extend the loaded value to 32 bits, and signed loads sign-extend the value to 32 bits.
A4.6.2 Addressing modes

The address for a load or store is formed from two parts: a value from a base register, and an offset.

In ARMv6-M, the base register is one of the R0-R7, SP or PC general-purpose registers.

For loads, the base register can be the PC. This permits PC-relative addressing for position-independent code. Instructions marked (literal) in their title in Chapter A6 Thumb Instruction Details are PC-relative loads.

In ARMv6-M, the address offset takes one of two formats:

**Immediate**

The offset is an unsigned number that can be added to or subtracted from the base register value. Immediate offset addressing is useful for accessing data elements that are a fixed distance from the start of the data object, such as structure fields, stack offsets and input/output registers.

**Register**

The offset is a value from a general-purpose register. This register cannot be the PC. The value can be added to, or subtracted from, the base register value. Register offsets are useful for accessing arrays or blocks of data.

For more information on address mode support in ARMv6-M, see Memory accesses on page A6-103.

--- Note ---

Support for one or both formats and the range of permitted immediate values is instruction encoding dependent. See Chapter A6 Thumb Instruction Details for full details for each instruction.
A4.7 **Load Multiple and Store Multiple instructions**

Load Multiple instructions load a subset of the general-purpose registers from memory.

Store Multiple instructions store a subset of the general-purpose registers to memory.

The memory locations are consecutive word-aligned words. The addresses used are obtained from a base register, and are either above or below the value in the base register. The base register can be updated by the total size of the data transferred. See the appropriate instruction behavior for exact details.

Table A4-7 summarizes the ARMv6-M Thumb Load Multiple and Store Multiple instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Multiple, Increment After or Full Descending</td>
<td>LDM, LDMIA, LDMFD on page A6-137</td>
</tr>
<tr>
<td>Pop multiple registers off the stack</td>
<td>POP on page A6-165</td>
</tr>
<tr>
<td>Push multiple registers onto the stack a</td>
<td>PUSH on page A6-167</td>
</tr>
<tr>
<td>Store Multiple, Increment After or Empty Ascending</td>
<td>STM, STMIA, STMEA on page A6-175</td>
</tr>
</tbody>
</table>

a. This instruction decrements the base register before the memory access and updates the base register.

A4.7.1 **Loads to the PC**

The **POP** instruction can be used to load a value into the PC. The value loaded is treated as an interworking address, as described by the `LoadWritePC()` pseudocode function in *Pseudocode details of ARM core register operations* on page A2-36.
A4.8 Miscellaneous instructions

Table A4-8 summarizes the miscellaneous instructions in the ARMv6-M Thumb instruction set.

Table A4-8 Miscellaneous instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Memory Barrier</td>
<td><em>DMB</em> on page A6-133</td>
</tr>
<tr>
<td>Data Synchronization Barrier</td>
<td><em>DSB</em> on page A6-134</td>
</tr>
<tr>
<td>Instruction Synchronization Barrier</td>
<td><em>ISB</em> on page A6-136</td>
</tr>
<tr>
<td>No Operation</td>
<td><em>NOP</em> on page A6-163</td>
</tr>
<tr>
<td>Send Event</td>
<td><em>SEV</em> on page A6-174</td>
</tr>
<tr>
<td>Supervisor Call</td>
<td><em>SVC</em> on page A6-189</td>
</tr>
<tr>
<td>Wait for Event</td>
<td><em>WFE</em> on page A6-197</td>
</tr>
<tr>
<td>Wait for Interrupt</td>
<td><em>WFI</em> on page A6-198</td>
</tr>
<tr>
<td>Yield</td>
<td><em>YIELD</em> on page A6-199</td>
</tr>
</tbody>
</table>
A4.9 Exception-generating instructions

The following instructions are intended specifically to cause a processor exception to occur:

- The Supervisor Call SVC, formerly SWI, instruction is used to cause an SVCall exception to occur. This is the main mechanism in the ARM architecture for unprivileged code to make calls to privileged Operating System code. See ARMv6-M exception model on page B1-218 for details.

  **Note**

In an ARMv6-M implementation that does not include the Unprivileged/Privileged Extension, execution is always privileged. However in such an implementation, application code might use supervisor calls to maintain a software hierarchy with a system kernel.

- The Breakpoint (BKPT) instruction provides for software breakpoints. It can cause a running system to halt depending on the debug configuration. See Debug event behavior on page C1-324 for more details.
Chapter A5
The Thumb Instruction Set Encoding

This chapter describes how the Thumb instruction set uses the ARM programmers’ model. It contains the following sections:

- Thumb instruction set encoding on page A5-82
- 16-bit Thumb instruction encoding on page A5-84
- 32-bit Thumb instruction encoding on page A5-91.
A5.1 Thumb instruction set encoding

The Thumb instruction stream is a sequence of halfword-aligned halfwords. Each Thumb instruction is either a single 16-bit halfword in that stream, or a 32-bit instruction consisting of two consecutive halfwords in that stream.

If bits [15:11] of the halfword being decoded take any of the following values, the halfword is the first halfword of a 32-bit instruction:

- 0b11101
- 0b11110
- 0b11111.

Otherwise, the halfword is a 16-bit instruction.

See 16-bit Thumb instruction encoding on page A5-84 for details of the encoding of 16-bit Thumb instructions.

See 32-bit Thumb instruction encoding on page A5-91 for details of the encoding of 32-bit Thumb instructions.

A5.1.1 UNDEFINED and UNPREDICTABLE instruction set space

An attempt to execute an unallocated instruction results in either:

- Unpredictable behavior. The instruction is described as UNPREDICTABLE.
- An Undefined Instruction exception. The instruction is described as UNDEFINED.

An instruction is UNDEFINED if it is declared as UNDEFINED in an instruction description, or in this chapter.

An instruction is UNPREDICTABLE if:

- a bit marked (0) or (1) in the encoding diagram of an instruction is not 0 or 1 respectively, and the pseudocode for that encoding does not indicate that a different special case applies
- it is declared as UNPREDICTABLE in an instruction description or in this chapter.

Unless otherwise specified, Thumb instructions present in other architecture variants are UNDEFINED in ARMv6-M.

A5.1.2 Use of 0b1111 as a register specifier

The use of 0b1111 as a register specifier is not normally permitted in Thumb instructions. When a value of 0b1111 is permitted, a variety of meanings is possible. For register reads, these meanings are:

- Read the PC value, that is, the address of the current instruction + 4. Some instructions read the PC value implicitly, without the use of a register specifier, for example the conditional branch instruction B<cond>.
- Read the word-aligned PC value, that is, the address of the current instruction + 4, with bits [1:0] forced to zero. This enables instructions such as ADR and LDR (literal) instructions to use PC-relative data addressing. The register specifier is implicit in the ARMv6-M encodings of these instructions.
For register writes, these meanings are:

- The PC can be specified as the destination register of an instruction. Thumb interworking defines whether bit [0] of the address is ignored or determines the instruction execution state. If it selects the execution state after the branch, bit [0] must have the value 1.

Instructions can write the PC either implicitly, for example, B<cond>, or by using a register mask rather than a register specifier (POP). The address to branch to can be a loaded value such as POP, a register value, such as BX, or the result of a calculation, such as ADD.

- Discard the result of a calculation. This is done in some cases when one instruction is a special case of another, more general instruction, but with the result discarded. In these cases, the instructions are listed on separate pages, with a special case in the pseudocode for the more general instruction cross-referencing the other page. This use does not apply to ARMv6-M encodings.

### A5.1.3 Use of 0b1101 as a register specifier

R13 is defined in the Thumb instruction set so that its use is primarily as a stack pointer, aligning R13 with the ARM Architecture Procedure Call Standard (AAPCS), the architecture usage model supported by the PUSH and POP instructions.

#### R13<1:0> definition

Bits [1:0] of R13 are treated as Should Be Zero or Preserved (SBZP). Writing a non-zero value to bits [1:0] results in UNPREDICTABLE behavior. Reading bits [1:0] returns zero.

#### R13 instruction support

R13 instruction support in ARMv6-M is restricted to the following:

- R13 as the source or destination register of a MOV (register) instruction:
  
  ```
  MOV     SP, Rm
  MOV     Rd, SP
  ```

- Adjusting R13 up or down by a multiple of its alignment:
  
  ```
  SUB (SP minus immediate)
  ADD (SP plus immediate)
  ADD (SP plus register) // where Rm is a multiple of 4
  ```

- R13 as the first operand <Rm> in an ADD (SP plus register) where Rd is not the SP.

- R13 as the first operand <Rm> in a CMP (register) instruction. CMP can be useful for stack checking.

- R13 as the address in a POP or PUSH instruction.

The restrictions affect:

- the high register form of ADD (register) and CMP (register), where the use of R13 as <Rm> is deprecated
- the ADD (SP plus register) where Rd == 13 and Rm is not word-aligned.
A5.2 16-bit Thumb instruction encoding

The encoding of 16-bit Thumb instructions is:

<table>
<thead>
<tr>
<th>opcode</th>
<th>Instruction or instruction class</th>
</tr>
</thead>
<tbody>
<tr>
<td>00xxxx</td>
<td>Shift (immediate), add, subtract, move, and compare on page A5-85</td>
</tr>
<tr>
<td>010000</td>
<td>Data processing on page A5-86</td>
</tr>
<tr>
<td>010001</td>
<td>Special data instructions and branch and exchange on page A5-87</td>
</tr>
<tr>
<td>01001x</td>
<td>Load from Literal Pool, see LDR (literal) on page A6-141</td>
</tr>
<tr>
<td>0101xx</td>
<td>Load/store single data item on page A5-88</td>
</tr>
<tr>
<td>011xxx</td>
<td>Load/store single data item on page A5-88</td>
</tr>
<tr>
<td>10100x</td>
<td>Generate PC-relative address, see ADR on page A6-115</td>
</tr>
<tr>
<td>10101x</td>
<td>Generate SP-relative address, see ADD (SP plus immediate) on page A6-111</td>
</tr>
<tr>
<td>1011xx</td>
<td>Miscellaneous 16-bit instructions on page A5-89</td>
</tr>
<tr>
<td>11000x</td>
<td>Store multiple registers, see STM, STMIA, STMEA on page A6-175</td>
</tr>
<tr>
<td>11001x</td>
<td>Load multiple registers, see LDM, LDMIA, LDMFD on page A6-137</td>
</tr>
<tr>
<td>1101xx</td>
<td>Conditional branch, and Supervisor Call on page A5-90</td>
</tr>
<tr>
<td>11100x</td>
<td>Unconditional Branch, see B on page A6-119</td>
</tr>
</tbody>
</table>

Table A5-1 shows the allocation of 16-bit instruction encodings.
A5.2.1 Shift (immediate), add, subtract, move, and compare

The encoding of Shift (immediate), add, subtract, move, and compare instructions is:

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|------------------|------------------|
| opcode           | Instruction      | See              |
| 000xx            | Logical Shift Left<sup>a</sup> | LSL (immediate) on page A6-150 |
| 001xx            | Logical Shift Right | LSR (immediate) on page A6-152 |
| 010xx            | Arithmetic Shift Right | ASR (immediate) on page A6-117 |
| 01100            | Add register      | ADD (register) on page A6-109 |
| 01101            | Subtract register | SUB (register) on page A6-187 |
| 01110            | Add 3-bit immediate | ADD (immediate) on page A6-107 |
| 01111            | Subtract 3-bit immediate | SUB (immediate) on page A6-185 |
| 100xx            | Move              | MOV (immediate) on page A6-154 |
| 101xx            | Compare           | CMP (immediate) on page A6-127 |
| 110xx            | Add 8-bit immediate | ADD (immediate) on page A6-107 |
| 111xx            | Subtract 8-bit immediate | SUB (immediate) on page A6-185 |

<sup>a</sup> When opcode is 0b00000, and bits[8:6] are 0b000, this encoding is MOV (register), see MOV (register) on page A6-155.
A5.2.2 Data processing

The encoding of data processing instructions is:

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>

Table A5-3 shows the allocation of encodings in this space.

**Table A5-3 16-bit Thumb data processing instructions**

<table>
<thead>
<tr>
<th>opcode</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>Bitwise AND</td>
<td><em>AND (register)</em> on page A6-116</td>
</tr>
<tr>
<td>0001</td>
<td>Exclusive OR</td>
<td><em>EOR (register)</em> on page A6-135</td>
</tr>
<tr>
<td>0010</td>
<td>Logical Shift Left</td>
<td><em>LSL (register)</em> on page A6-151</td>
</tr>
<tr>
<td>0011</td>
<td>Logical Shift Right</td>
<td><em>LSR (register)</em> on page A6-153</td>
</tr>
<tr>
<td>0100</td>
<td>Arithmetic Shift Right</td>
<td><em>ASR (register)</em> on page A6-118</td>
</tr>
<tr>
<td>0101</td>
<td>Add with Carry</td>
<td><em>ADC (register)</em> on page A6-106</td>
</tr>
<tr>
<td>0110</td>
<td>Subtract with Carry</td>
<td><em>SBC (register)</em> on page A6-173</td>
</tr>
<tr>
<td>0111</td>
<td>Rotate Right</td>
<td><em>ROR (register)</em> on page A6-171</td>
</tr>
<tr>
<td>1000</td>
<td>Set flags on bitwise AND</td>
<td><em>TST (register)</em> on page A6-192</td>
</tr>
<tr>
<td>1001</td>
<td>Reverse Subtract from 0</td>
<td><em>RSB (immediate)</em> on page A6-172</td>
</tr>
<tr>
<td>1010</td>
<td>Compare Registers</td>
<td><em>CMP (register)</em> on page A6-129</td>
</tr>
<tr>
<td>1011</td>
<td>Compare Negative</td>
<td><em>CMN (register)</em> on page A6-126</td>
</tr>
<tr>
<td>1100</td>
<td>Logical OR</td>
<td><em>ORR (register)</em> on page A6-164</td>
</tr>
<tr>
<td>1101</td>
<td>Multiply Two Registers</td>
<td><em>MUL</em> on page A6-159</td>
</tr>
<tr>
<td>1110</td>
<td>Bit Clear</td>
<td><em>BIC (register)</em> on page A6-121</td>
</tr>
<tr>
<td>1111</td>
<td>Bitwise NOT</td>
<td><em>MVN (register)</em> on page A6-161</td>
</tr>
</tbody>
</table>
A5.2.3 Special data instructions and branch and exchange

The encoding of special data instructions, and branch and exchange instructions, is:

| 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 | 0 1 0 0 0 1 | opcode |

Table A5-4 shows the allocation of encodings in this space.

<table>
<thead>
<tr>
<th>opcode</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>00xx</td>
<td>Add Registers</td>
<td><em>ADD (register)</em> on page A6-109</td>
</tr>
<tr>
<td>0100</td>
<td>UNPREDICTABLE</td>
<td>-</td>
</tr>
<tr>
<td>0101</td>
<td>Compare Registers</td>
<td><em>CMP (register)</em> on page A6-129</td>
</tr>
<tr>
<td>011x</td>
<td></td>
<td></td>
</tr>
<tr>
<td>10xx</td>
<td>Move Registers</td>
<td><em>MOV (register)</em> on page A6-155</td>
</tr>
<tr>
<td>110x</td>
<td>Branch and Exchange</td>
<td><em>BX</em> on page A6-125</td>
</tr>
<tr>
<td>111x</td>
<td>Branch with Link and Exchange</td>
<td><em>BLX (register)</em> on page A6-124</td>
</tr>
</tbody>
</table>
A5.2.4 Load/store single data item

The encoding of Load/store single data item instructions is:

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>opA</th>
<th>opB</th>
</tr>
</thead>
</table>

These instructions have one of the following values in opA:
- 0b0101
- 0b011x
- 0b100x.

Table A5-5 shows the allocation of encodings in this space.

<table>
<thead>
<tr>
<th>opA</th>
<th>opB</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>0101</td>
<td>000</td>
<td>Store Register</td>
<td>STR (register) on page A6-179</td>
</tr>
<tr>
<td>0101</td>
<td>001</td>
<td>Store Register Halfword</td>
<td>STRH (register) on page A6-183</td>
</tr>
<tr>
<td>0101</td>
<td>010</td>
<td>Store Register Byte</td>
<td>STRB (register) on page A6-181</td>
</tr>
<tr>
<td>0101</td>
<td>011</td>
<td>Load Register Signed Byte</td>
<td>LDRSB (register) on page A6-148</td>
</tr>
<tr>
<td>0101</td>
<td>100</td>
<td>Load Register</td>
<td>LDR (register) on page A6-143</td>
</tr>
<tr>
<td>0101</td>
<td>101</td>
<td>Load Register Halfword</td>
<td>LDRH (register) on page A6-147</td>
</tr>
<tr>
<td>0101</td>
<td>110</td>
<td>Load Register Byte</td>
<td>LDRB (register) on page A6-145</td>
</tr>
<tr>
<td>0101</td>
<td>111</td>
<td>Load Register Signed Halfword</td>
<td>LDRSH (register) on page A6-149</td>
</tr>
<tr>
<td>0110</td>
<td>0xx</td>
<td>Store Register</td>
<td>STR (immediate) on page A6-177</td>
</tr>
<tr>
<td>0110</td>
<td>1xx</td>
<td>Load Register</td>
<td>LDR (immediate) on page A6-139</td>
</tr>
<tr>
<td>0111</td>
<td>0xx</td>
<td>Store Register Byte</td>
<td>STRB (immediate) on page A6-180</td>
</tr>
<tr>
<td>0111</td>
<td>1xx</td>
<td>Load Register Byte</td>
<td>LDRB (immediate) on page A6-144</td>
</tr>
<tr>
<td>1000</td>
<td>0xx</td>
<td>Store Register Halfword</td>
<td>STRH (immediate) on page A6-182</td>
</tr>
<tr>
<td>1000</td>
<td>1xx</td>
<td>Load Register Halfword</td>
<td>LDRH (immediate) on page A6-146</td>
</tr>
<tr>
<td>1001</td>
<td>0xx</td>
<td>Store Register SP relative</td>
<td>STR (immediate) on page A6-177</td>
</tr>
<tr>
<td>1001</td>
<td>1xx</td>
<td>Load Register SP relative</td>
<td>LDR (immediate) on page A6-139</td>
</tr>
</tbody>
</table>
### A5.2.5 Miscellaneous 16-bit instructions

The encoding of miscellaneous 16-bit instructions is:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|---|
| 1  | 0  | 1  | 1  |    |    |   |   |   |   |   |   |   |   |   |   |

Table A5-6 shows the allocation of encodings in this space. Other encodings in this space are UNDEFINED.

#### Table A5-6 Miscellaneous 16-bit instructions

<table>
<thead>
<tr>
<th>opcode</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000xx</td>
<td>Add Immediate to SP</td>
<td><em>ADD (SP plus immediate)</em> on page A6-111</td>
</tr>
<tr>
<td>00001xx</td>
<td>Subtract Immediate from SP</td>
<td><em>SUB (SP minus immediate)</em> on page A6-188</td>
</tr>
<tr>
<td>001000x</td>
<td>Signed Extend Halfword</td>
<td><em>SXTH</em> on page A6-191</td>
</tr>
<tr>
<td>001001x</td>
<td>Signed Extend Byte</td>
<td><em>SXTB</em> on page A6-190</td>
</tr>
<tr>
<td>001010x</td>
<td>Unsigned Extend Halfword</td>
<td><em>UXTH</em> on page A6-196</td>
</tr>
<tr>
<td>001011x</td>
<td>Unsigned Extend Byte</td>
<td><em>UXTB</em> on page A6-195</td>
</tr>
<tr>
<td>010xxxx</td>
<td>Push Multiple Registers</td>
<td><em>PUSH</em> on page A6-167</td>
</tr>
<tr>
<td>0110011</td>
<td>Change Processor State</td>
<td><em>CPS</em> on page B4-306</td>
</tr>
<tr>
<td>101000x</td>
<td>Byte-Reverse Word</td>
<td><em>REV</em> on page A6-168</td>
</tr>
<tr>
<td>101001x</td>
<td>Byte-Reverse Packed Halfword</td>
<td><em>REV16</em> on page A6-169</td>
</tr>
<tr>
<td>101011x</td>
<td>Byte-Reverse Signed Halfword</td>
<td><em>REVSH</em> on page A6-170</td>
</tr>
<tr>
<td>110xxxx</td>
<td>Pop Multiple Registers</td>
<td><em>POP</em> on page A6-165</td>
</tr>
<tr>
<td>1110xxx</td>
<td>Breakpoint</td>
<td><em>BKPT</em> on page A6-122</td>
</tr>
<tr>
<td>1111xxx</td>
<td>Hints</td>
<td><em>Hint instructions</em> on page A5-90</td>
</tr>
</tbody>
</table>
**Hint instructions**

The encoding of hint instructions is:

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 1 1 1 opA opB</td>
</tr>
</tbody>
</table>

Table A5-7 shows the allocation of encodings in this space.

Other encodings in this space are unallocated hints. They execute as NOPs, but software must not use them.

**Table A5-7 Hint instructions**

<table>
<thead>
<tr>
<th>opA</th>
<th>opB</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>xxxx</td>
<td>not 0000</td>
<td>UNDEFINED&lt;sup&gt;a&lt;/sup&gt;</td>
<td>-</td>
</tr>
<tr>
<td>0000</td>
<td>0000</td>
<td>No Operation hint</td>
<td>NOP on page A6-163</td>
</tr>
<tr>
<td>0001</td>
<td>0000</td>
<td>Yield hint</td>
<td>YIELD on page A6-199</td>
</tr>
<tr>
<td>0010</td>
<td>0000</td>
<td>Wait for Event hint</td>
<td>WFE on page A6-197</td>
</tr>
<tr>
<td>0011</td>
<td>0000</td>
<td>Wait for Interrupt hint</td>
<td>WFI on page A6-198</td>
</tr>
<tr>
<td>0100</td>
<td>0000</td>
<td>Send Event hint</td>
<td>SEV on page A6-174</td>
</tr>
</tbody>
</table>

<sup>a</sup> The If-Then (IT) instruction is not supported in ARMv6-M. The encoding space is UNDEFINED.

**A5.2.6 Conditional branch, and Supervisor Call**

The encoding of 16-bit Thumb conditional branch and Supervisor Call instructions is:

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1</td>
</tr>
</tbody>
</table>

Table A5-8 shows the allocation of encodings in this space.

**Table A5-8 Conditional branch and Supervisor Call instructions**

<table>
<thead>
<tr>
<th>opcode</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>not 111x</td>
<td>Conditional branch</td>
<td>B on page A6-119</td>
</tr>
<tr>
<td>1110</td>
<td>Permanently UNDEFINED</td>
<td>UDF on page A6-193&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>1111</td>
<td>Supervisor Call</td>
<td>SVC on page A6-189</td>
</tr>
</tbody>
</table>

<sup>a</sup> Issue C of this manual first defines an assembler mnemonic for these encodings.
A5.3 32-bit Thumb instruction encoding

The encoding of 32-bit Thumb instructions is:

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 1 1 1 op1 | 1 1 1 0 op2 |

For 32-bit Thumb encoding, op1 != 0b00. If op1 == 0b00, a 16-bit instruction is encoded, see 16-bit Thumb instruction encoding on page A5-84.

Table A5-9 shows the allocation of ARMv6-M Thumb encodings in this space.

Table A5-9 32-bit Thumb encoding

<table>
<thead>
<tr>
<th>op1</th>
<th>op</th>
<th>Instruction class</th>
</tr>
</thead>
<tbody>
<tr>
<td>x1</td>
<td>x</td>
<td>UNDEFINED</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>See Branch and miscellaneous control</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>UNDEFINED</td>
</tr>
</tbody>
</table>

A5.3.1 Branch and miscellaneous control

The encoding of branch and miscellaneous control instructions is:

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 1 1 1 1 0 op1 | 1 1 0 op2 |

Table A5-10 shows the allocation of encodings in this space. Other encodings in this space are UNDEFINED.

Table A5-10 Branch and miscellaneous control instructions

<table>
<thead>
<tr>
<th>op2</th>
<th>op1</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>011100x</td>
<td>Move to Special Register</td>
<td>MSR (register) on page B4-310</td>
</tr>
<tr>
<td>0x0</td>
<td>0111011</td>
<td>-</td>
<td>Miscellaneous control instructions on page A5-92</td>
</tr>
<tr>
<td>0x0</td>
<td>011111x</td>
<td>Move from Special Register</td>
<td>MRS on page B4-308</td>
</tr>
<tr>
<td>010</td>
<td>1111111</td>
<td>Permanently UNDEFINED</td>
<td>UDF on page A6-193</td>
</tr>
<tr>
<td>1x1</td>
<td>-</td>
<td>Branch with Link</td>
<td>BL on page A6-123</td>
</tr>
</tbody>
</table>
**Miscellaneous control instructions**

The encoding of miscellaneous control instructions is:

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Table A5-11 shows the allocation of encodings in this space. Other encodings in this space are UNDEFINED in ARMv6-M.

**Table A5-11 Miscellaneous control instructions**

<table>
<thead>
<tr>
<th>op</th>
<th>Instruction</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>0100</td>
<td>Data Synchronization Barrier</td>
<td>$DSB$ on page A6-134</td>
</tr>
<tr>
<td>0101</td>
<td>Data Memory Barrier</td>
<td>$DMB$ on page A6-133</td>
</tr>
<tr>
<td>0110</td>
<td>Instruction Synchronization Barrier</td>
<td>$ISB$ on page A6-136</td>
</tr>
</tbody>
</table>
Chapter A6
Thumb Instruction Details

This chapter describes each instruction in the ARMv6-M Thumb instruction set. It contains the following sections:

- *Format of instruction descriptions* on page A6-94
- *Standard assembler syntax fields* on page A6-98
- *Conditional execution* on page A6-99
- *Shifts applied to a register* on page A6-101
- *Memory accesses* on page A6-103
- *Hint Instructions* on page A6-104
- *Alphabetical list of ARMv6-M Thumb instructions* on page A6-105.
A6.1 Format of instruction descriptions

The instruction descriptions in the alphabetical lists of instructions in *Alphabetical list of ARMv6-M Thumb instructions* on page A6-105 normally use the following format:

- instruction section title
- introduction to the instruction
- instruction encoding(s) with architecture information
- assembler syntax
- pseudocode describing how the instruction operates
- exception information
- notes, where applicable.

Each of these items is described in more detail in the following subsections.

A few instruction descriptions describe alternative mnemonics for other instructions and use an abbreviated and modified version of this format.

A6.1.1 Instruction section title

The instruction section title gives the base mnemonic for the instructions described in the section. When one mnemonic has multiple forms described in separate instruction sections, this is followed by a short description of the form in parentheses. The most common use of this is to distinguish between forms of an instruction in which one of the operands is an immediate value and forms in which it is a register.

Parenthesized text is also used to document the former mnemonic in some cases where a mnemonic has been replaced entirely by another mnemonic in the new assembler syntax.

A6.1.2 Introduction to the instruction

The instruction section title is followed by text that briefly describes the main features of the instruction. This description is not necessarily complete and is not definitive. If there is any conflict between it and the more detailed information that follows, the latter takes priority.

A6.1.3 Instruction encodings

The *Encodings* subsection contains a list of one or more instruction encodings. For reference purposes, each Thumb instruction encoding is labelled, T1, T2, T3...

Each instruction encoding description consists of:

- Information about which architecture variants include the particular encoding of the instruction. Thumb instructions present since ARMv4T are labelled as *all versions of the Thumb instruction set*, otherwise:
  - ARMv5T* means all variants of ARM Architecture version 5 that include Thumb instruction support.
  - ARMv6-M means a Thumb-only variant of the ARM architecture microcontroller profile that is compatible with ARMv6 Thumb support prior to the introduction of Thumb-2 technology.
ARMv7-M means a Thumb-only variant of the ARM architecture microcontroller profile that provides enhanced performance and functionality compared to ARMv6-M, through the use of Thumb-2 technology and additional system features such as fault handling support.

**Note**

This manual does not provide architecture variant information about non-M profile variants of ARMv6 and ARMv7. For such information, see the ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition.

- An assembly syntax that ensures that the assembler selects the encoding in preference to any other encoding. In some cases, multiple syntaxes are given. The correct one to use is sometimes indicated by annotations to the syntax. In other cases, the correct one to use can be determined by looking at the assembler syntax description and using it to determine which syntax corresponds to the instruction being disassembled.

There can be more than one syntax that ensures re-assembly to any particular encoding, and the exact set of syntaxes that do so usually depends on the register numbers, immediate constants and other operands to the instruction.

The assembly syntax documented for the encoding is chosen to be the simplest one that ensures selection of that encoding for all operand combinations supported by that encoding.

The assembly syntax given for an encoding is therefore a suitable one for a disassembler to disassemble that encoding to. However, disassemblers might want to use simpler syntaxes when they are suitable for the operand combination, to produce more readable disassembled code.

- An encoding diagram. This is half-width for 16-bit Thumb encodings and full-width for 32-bit Thumb encodings. The 32-bit Thumb encodings use a double vertical line between the two halfwords to act as a reminder that 32-bit Thumb encodings use the byte order of a sequence of two halfwords rather than of a word, as described in Instruction alignment and byte ordering on page A3-46.

- Encoding-specific pseudocode. This is pseudocode that translates the encoding-specific instruction fields into inputs to the encoding-independent pseudocode in the later Operation subsection, and that picks out any special cases in the encoding. For a detailed description of the pseudocode used and of the relationship between the encoding diagram, the encoding-specific pseudocode and the encoding-independent pseudocode, see Appendix E Pseudocode Definition.

### A6.1.4 Assembler syntax

The Assembly syntax subsection describes the standard UAL syntax for the instruction.

Each syntax description consists of the following elements:

- One or more syntax prototype lines written in a typewriter font, using the conventions described in Assembler syntax prototype line conventions on page A6-96. Each prototype line documents the mnemonic and, where appropriate, operand parts of a full line of assembler code. When there is more than one such line, each prototype line is annotated to indicate required results of the encoding-specific pseudocode. For each instruction encoding, this information can be used to determine whether any instructions matching that encoding are available when assembling that syntax, and if so, which ones.
• The line where: followed by descriptions of all of the variable or optional fields of the prototype syntax line.

Some syntax fields are standardized across all or most instructions. These fields are described in Standard assembler syntax fields on page A6-98.

By default, syntax fields that specify registers, such as <Rd>, <Rn>, or <Rt>, are permitted to be any of R0-R12 or LR in Thumb instructions. These require that the encoding-specific pseudocode sets the corresponding integer variable, such as d, n, or t, to the corresponding register number, that is, 0-12 for R0-R12, or 14 for LR. This can normally be done by setting the corresponding bitfield in the instruction, named Rd, Rn, Rt..., to the binary encoding of that number. In the case of 16-bit Thumb encodings, this bitfield is normally of length 3 and so the encoding is only available when one of R0-R7 was specified in the assembler syntax. It is also common for such encodings to use a bitfield name such as Rdn. This indicates that the encoding is only available if <Rd> and <Rn> specify the same register, and that the register number of that register is encoded in the bitfield if they do.

The description of a syntax field that specifies a register sometimes extends or restricts the permitted range of registers or documents other differences from the default rules for such fields. Typical extensions are to permit the use of one or both of the SP and the PC, using register numbers 13 and 15 respectively.

——— Note ————

The pre-UAL Thumb assembler syntax is incompatible with UAL and is not documented in the instruction sections, see Appendix D Legacy Instruction Mnemonics.

———

Assembler syntax prototype line conventions

The following conventions are used in assembler syntax prototype lines and their subfields:

< > Any item bracketed by < and > is a short description of a type of value to be supplied by the user in that position. A longer description of the item is normally supplied by subsequent text. Such items often correspond to a similarly named field in an encoding diagram for an instruction. When the correspondence requires the binary encoding of an integer value or register number to be substituted into the instruction encoding, it is not described explicitly. For example, if the assembler syntax for a Thumb instruction contains an item <Rn> and the instruction encoding diagram contains a 4-bit field named Rn, the number of the register specified in the assembler syntax is encoded in binary in the instruction field.

If the correspondence between the assembler syntax item and the instruction encoding is more complex than simple binary encoding of an integer or register number, the item description indicates how it is encoded. This is often done by specifying a required output from the encoding-specific pseudocode, such as add = TRUE. The assembler must only use encodings that produce that output.

{ } Any item bracketed by { and } is optional. A description of the item and of how its presence or absence is encoded in the instruction is normally supplied by subsequent text.

Many instructions have an optional destination register. Unless otherwise stated, if such a destination register is omitted, it is the same as the immediately following source register in the instruction syntax.
spaces  Single spaces are used for clarity, to separate items. When a space is obligatory in the assembler syntax, two or more consecutive spaces are used.

+/-  This indicates an optional + or - sign. If neither is coded, + is assumed.

All other characters must be encoded precisely as they appear in the assembler syntax. Apart from { and }, the special characters described here do not appear in the basic forms of assembler instructions documented in this manual. The { and } characters must be encoded in a few places as part of a variable item. When this happens, the description of the variable item indicates how they must be used.

A6.1.5  Pseudocode describing how the instruction operates

The Operation subsection contains encoding-independent pseudocode that describes the main operation of the instruction. For a detailed description of the pseudocode used and of the relationship between the encoding diagram, the encoding-specific pseudocode and the encoding-independent pseudocode, see Appendix E Pseudocode Definition.

A6.1.6  Exception information

The Exceptions subsection contains a list of the exceptional conditions that can be caused by execution of the instruction.

Processor exceptions are listed as follows:

- Resets and interrupts, including NMI, PendSV and SysTick, are not listed. They can occur before or after the execution of any instruction, and in some cases during the execution of an instruction, but they are not in general caused by the instruction concerned.

- HardFault exceptions are listed for all instructions that perform explicit data memory accesses. All instruction fetches can cause HardFault exceptions. These are not caused by execution of the instruction and so are not listed.

- HardFault exceptions can occur for the following reasons and are listed in the appropriate instructions:
  — Thumb interworking information that indicates a change of execution state
  — execution of a BKPT instruction where the Debug Extension is not supported or enabled.

HardFault exceptions also occur when pseudocode indicates that the instruction is UNDEFINED. These exceptions are not listed.

- The SVCall exception is listed for the SVC instruction.

Note

For a summary of the different types of HardFault exceptions see Fault behavior on page B1-236.

A6.1.7  Notes

Where appropriate, additional notes about the instruction appear under additional subheadings.
A6.2 Standard assembler syntax fields

The following assembler syntax fields are standard across all or most instructions:

<->
Is an optional field. It specifies the condition under which the instruction is executed. If <-> is omitted, it defaults to always (AL). For details see Conditional execution on page A4-67.

Note
B<-> is the only conditional instruction supported in ARMv6-M. Instances of <-> shown in other instructions must be omitted or defined as AL and their corresponding pseudocode function ConditionPassed() in the operation section always returns TRUE.

<q>
Specifies optional assembler qualifiers on the instruction. The following qualifiers are defined:

.N  Meaning narrow, specifies that the assembler must select a 16-bit encoding for the instruction. If this is not possible, an assembler error is produced.

.W  Meaning wide, specifies that the assembler must select a 32-bit encoding for the instruction. If this is not possible, an assembler error is produced.

If neither .W nor .N is specified, the assembler can select either 16-bit or 32-bit encodings. If both are available, it must select a 16-bit encoding. In a few cases, more than one encoding of the same length can be available for an instruction. The rules for selecting between such encodings are instruction-specific and are part of the instruction description.

Note
With the exception of UDF, ARMv6-M only supports either 16-bit encodings or 32-bit encodings for a given instruction. The .N and .W qualifiers are optional and produce assembler errors if incorrectly used.
A6.3 Conditional execution

In Thumb instructions, the condition, if it is not AL, is normally encoded in a preceding IT instruction. However, ARMv6-M does not support the IT instruction. This means that:

- the << suffix must be omitted or AL in all instruction mnemonics except B<<
- in the pseudocode in this manual:
  - any reference to InITBlock() returns FALSE
  - any reference to LastInITBlock() returns FALSE.

In ARMv6-M, the B<< instruction can be executed conditionally, based on the values of the APSR condition flags. Table A6-1 shows the available conditions, and associated encodings of the 4-bit cond field, for this instruction.

<table>
<thead>
<tr>
<th>cond</th>
<th>Mnemonic extension</th>
<th>Meaning</th>
<th>Condition flags</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>EQ</td>
<td>Equal</td>
<td>Z == 1</td>
</tr>
<tr>
<td>0001</td>
<td>NE</td>
<td>Not equal</td>
<td>Z == 0</td>
</tr>
<tr>
<td>0010</td>
<td>CS</td>
<td>Carry set</td>
<td>C == 1</td>
</tr>
<tr>
<td>0011</td>
<td>CC</td>
<td>Carry clear</td>
<td>C == 0</td>
</tr>
<tr>
<td>0100</td>
<td>MI</td>
<td>Minus, negative</td>
<td>N == 1</td>
</tr>
<tr>
<td>0101</td>
<td>PL</td>
<td>Plus, positive or zero</td>
<td>N == 0</td>
</tr>
<tr>
<td>0110</td>
<td>VS</td>
<td>Overflow</td>
<td>V == 1</td>
</tr>
<tr>
<td>0111</td>
<td>VC</td>
<td>No overflow</td>
<td>V == 0</td>
</tr>
<tr>
<td>1000</td>
<td>HI</td>
<td>Unsigned higher</td>
<td>C == 1 and Z == 0</td>
</tr>
<tr>
<td>1001</td>
<td>LS</td>
<td>Unsigned lower or same</td>
<td>C == 0 or Z == 1</td>
</tr>
<tr>
<td>1010</td>
<td>GE</td>
<td>Signed greater than or equal</td>
<td>N == V</td>
</tr>
<tr>
<td>1011</td>
<td>LT</td>
<td>Signed less than</td>
<td>N != V</td>
</tr>
<tr>
<td>1100</td>
<td>GT</td>
<td>Signed greater than</td>
<td>Z == 0 and N == V</td>
</tr>
<tr>
<td>1101</td>
<td>LE</td>
<td>Signed less than or equal</td>
<td>Z == 1 or N != V</td>
</tr>
<tr>
<td>1110</td>
<td>None (AL)</td>
<td>Always (unconditional)</td>
<td>Any</td>
</tr>
</tbody>
</table>

a. HS (unsigned higher or same) is a synonym for CS.
b. LO (unsigned lower) is a synonym for CC.
c. This value is never encoded in any ARMv6-M Thumb instruction.
d. AL is an optional mnemonic extension for always.
A6.3.1 Pseudocode details of conditional execution

The CurrentCond() pseudocode function has prototype:

bits(4) CurrentCond()

and returns the 4-bit cond field of the encoding for the Branch instruction. See B on page A6-119 for more information.

The ConditionPassed() function uses this condition specifier and the APSR condition flags to determine whether the instruction must be executed:

// ConditionPassed()
// ================

boolean ConditionPassed()
cond = CurrentCond();

// Evaluate base condition.
case cond<3:1> of
  when '000' result = (APSR.Z == '1'); // EQ or NE
  when '001' result = (APSR.C == '1'); // CS or CC
  when '010' result = (APSR.N == '1'); // MI or PL
  when '011' result = (APSR.V == '1'); // VS or VC
  when '100' result = (APSR.C == '1') && (APSR.Z == '0'); // HI or LS
  when '101' result = (APSR.N == APSR.V); // GE or LT
  when '110' result = (APSR.N == APSR.V) && (APSR.Z == '0'); // GT or LE
  when '111' result = TRUE; // AL

// Condition flag values in the set '111x' indicate the instruction is always executed.
// Otherwise, invert condition if necessary.
if cond<0> == '1' && cond != '1111' then
  result = !result;
return result;
A6.4 Shifting applied to a register

Shifts only apply to the ASR, LSL, LSR, and ROR data-processing instructions in ARMv6-M. Other instructions are declared with shift type SRType_LSL and a shift value of zero where shift operations are supported by additional encodings in other architecture variants.

A6.4.1 Shift operations

// DecodeImmShift()
// ================

(SRType, integer) DecodeImmShift(bits(2) type, bits(5) imm5)

case type of
when '00'
    shift_t = SRType_LSL;  shift_n = UInt(imm5);
when '01'
    shift_t = SRType_LSR;  shift_n = if imm5 == '00000' then 32 else UInt(imm5);
when '10'
    shift_t = SRType_ASR;  shift_n = if imm5 == '00000' then 32 else UInt(imm5);
when '11'
    if imm5 == '00000' then
        shift_t = SRType_RRX;  shift_n = 1;
    else
        shift_t = SRType_ROR;  shift_n = UInt(imm5);

return (shift_t, shift_n);

// DecodeRegShift()
// ================

SRType DecodeRegShift(bits(2) type)

case type of
when '00'  shift_t = SRType_LSL;
when '01'  shift_t = SRType_LSR;
when '10'  shift_t = SRType_ASR;
when '11'  shift_t = SRType_ROR;
return shift_t;

// Shift()
// ========

bits(N) Shift(bits(N) value, SRType type, integer amount, bit carry_in)
(result, -) = Shift_C(value, type, amount, carry_in);
return result;

// Shift_C()
// =========

(bits(N), bit) Shift_C(bits(N) value, SRType type, integer amount, bit carry_in)
assert !(type == SRType_RRX && amount != 1);

if amount == 0 then
(result, carry_out) = (value, carry_in);
else
    case type of
        when SRTYPE_LSL
            (result, carry_out) = LSL_C(value, amount);
        when SRTYPE_LSR
            (result, carry_out) = LSR_C(value, amount);
        when SRTYPE_ASR
            (result, carry_out) = ASR_C(value, amount);
        when SRTYPE_ROR
            (result, carry_out) = ROR_C(value, amount);
        when SRTYPE_RRX
            (result, carry_out) = RRX_C(value, carry_in);
    return (result, carry_out);
A6.5 Memory accesses

The following addressing mode is commonly permitted in ARMv6-M for memory access instructions:

Offset addressing

The offset value is added to or subtracted from an address obtained from the base register. The result is used as the address for the memory access. The base register is unaltered.

The assembly language syntax for this mode is:

\[[<Rn>,<offset>]\]

\(<Rn>\) is the base register and \(<offset>\) can be:

- an immediate constant, such as \(<imm3>\) or \(<imm8>\)
- an index register, \(<Rm>\).

For information about unaligned access and endianness, see:

- Alignment support on page A3-43
- Endian support on page A3-44.

ARMv6-M does not support exclusive access to memory, see Synchronization and semaphores on page A3-47.
A6.6 Hint Instructions

Two classes of hint instruction exist within the Thumb instruction set:

- memory hints
- NOP-compatible hints.

Only 16-bit versions of the NOP-compatible hints are supported in ARMv6-M. For information on the 16-bit encodings see Hint instructions on page A5-90.
A6.7 Alphabetical list of ARMv6-M Thumb instructions

Every ARMv6-M Thumb instruction is listed in this section. See *Format of instruction descriptions* on page A6-94 for details of the format used.
A6.7.1 ADC (register)

Add with Carry (register) adds a register value, the carry flag value, and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

**Encoding T1**  
All versions of the Thumb instruction set.

ADCS <Rdn>, <Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0</td>
</tr>
</tbody>
</table>

\[d = \text{UInt}(\text{Rdn}); \ n = \text{UInt}(\text{Rdn}); \ m = \text{UInt}(\text{Rm}); \ \text{setflags} = !\text{InITBlock}();\]
\[(\text{shift}_t, \ \text{shift}_n) = (\text{SRType}_\text{LSL}, 0);\]

**Assembler syntax**

ADCS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S  
The instruction updates the flags.

{<q>}  
See *Standard assembler syntax fields* on page A6-98.

<Rd>  
The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  
The register that contains the first operand.

<Rm>  
The register that is optionally shifted and used as the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  shifted = Shift(R[m], shift_t, shift_n, APSR.C);
  (result, carry, overflow) = AddWithCarry(R[n], shifted, APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

**Exceptions**

None.
A6.7.2 ADD (immediate)

This instruction adds an immediate value to a register value, and writes the result to the destination register. It updates the condition flags based on the result.

**Encoding T1** All versions of the Thumb instruction set.
ADD $<Rd>,<Rn>,#<imm3>

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 0 & 1 & 1 & 1 & 0 & \text{imm3} & \text{Rn} & \text{Rd}
\end{array}
\]

\[
d = \text{UInt}(Rd); \quad n = \text{UInt}(Rn); \quad \text{setflags} = \neg \text{InITBlock}(); \quad \text{imm32} = \text{ZeroExtend}(\text{imm3}, 32);
\]

**Encoding T2** All versions of the Thumb instruction set.
ADD $<Rdn>,#<imm8>

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 1 & 1 & 0 & \text{Rdn} & \text{imm8}
\end{array}
\]

\[
d = \text{UInt}(Rdn); \quad n = \text{UInt}(Rdn); \quad \text{setflags} = \neg \text{InITBlock}(); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32);
\]

**Assembler syntax**

ADDS{<q>} {<Rd>,} <Rn>, #<const> All encodings permitted

where:

$S$ The instruction updates the flags.

{<q>} See [Standard assembler syntax fields](#) on page A6-98.

<Rd> The destination register. If $<Rd>$ is omitted, this register is the same as $<Rn>$.

<Rn> The register that contains the first operand. If the SP is specified for $<Rn>$, see ADD (SP plus immediate) on page A6-111. If the PC is specified for $<Rn>$, see ADR on page A6-115.

<const> The immediate value to be added to the value obtained from $<Rn>$. The range of permitted values is 0-7 for encoding T1, and 0-255 for encoding T2.

Encoding T1 is preferred to encoding T2 if $<Rd>$ is specified and encoding T2 is preferred to encoding T1 if $<Rd>$ is omitted.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(R[n], imm32, '0');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
A6.7.3 ADD (register)

This instruction adds a register value and an optionally-shifted register value, and writes the result to the destination register. Encoding T1 updates the condition flags based on the result.

Encoding T1

All versions of the Thumb instruction set.

ADD $<Rd>,<Rn>,<Rm>

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
0 0 0 1 1 0 0 | Rm | Rn | Rd
```

d = UInt(Rd);  n = UInt(Rn);  m = UInt(Rm);  setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

if (DN:Rdn) == '1101' || Rm == '1101' then SEE ADD (SP plus register);

ADD $<Rdn>,<Rm>

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
0 1 0 0 0 1 0 0 | Rm | Rdn
```

DN

if (DN:Rdn) == '1101' || Rm == '1101' then SEE ADD (SP plus register);
d = UInt(DN:Rdn);  n = d;  m = UInt(Rm);  setflags = FALSE;  (shift_t, shift_n) = (SRType_LSL, 0);

if n == 15 && m == 15 then UNPREDICTABLE;
if d == 15 && InITBlock() && !LastInITBlock() then UNPREDICTABLE;

Assembler syntax

ADD{S}{<q>} $<Rd>,} $<Rn>, $<Rm>

where:

S

If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

{<q>}

See Standard assembler syntax fields on page A6-98.

$<Rd>

The destination register. If $<Rd> is omitted, this register is the same as $<Rn> and encoding T2 is preferred to encoding T1 if both are available. If $<Rd> is specified, encoding T1 is preferred to encoding T2. If $<Rm> is not the PC, the PC can be used in encoding T2.

$<Rn>

The register that contains the first operand. If the SP is specified for $<Rn>, see ADD (SP plus register) on page A6-113. If $<Rm> is not the PC, the PC can be used in encoding T2.

$<Rm>

The register that is used as the second operand. The PC can be used in encoding T2.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], shifted, '0');
    if d == 15 then
        ALUWritePC(result); // setflags is always FALSE here
    else
        R[d] = result;
        if setflags then
            APSR.N = result<31>;
            APSR.Z = IsZeroBit(result);
            APSR.C = carry;
            APSR.V = overflow;

Exceptions

None.
A6.7.4 ADD (SP plus immediate)

This instruction adds an immediate value to the SP value, and writes the result to the destination register.

**Encoding T1**  All versions of the Thumb instruction set.
ADD <Rd>,SP,#<imm8>

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 & Rd & imm8
\end{array}
\]

d = UInt(Rd); setflags = FALSE; imm32 = ZeroExtend(imm8:'00', 32);

**Encoding T2**  All versions of the Thumb instruction set.
ADD SP,SP,#<imm7>

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & imm7
\end{array}
\]

d = 13; setflags = FALSE; imm32 = ZeroExtend(imm7:'00', 32);

**Assembler syntax**

ADD{<q>}{<Rd>,} SP, #<const>

where:

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<Rd>  The destination register. If <Rd> is omitted, this register is SP.

<const>  The immediate value to be added to the value obtained from <Rn>. Permitted values are multiples of 4 in the range 0-1020 for encoding T1 and multiples of 4 in the range 0-508 for encoding T2.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(SP, imm32, '0');
    R[d] = result;

    // no flag setting form of the instruction supported

Exceptions

None.
A6.7.5  ADD (SP plus register)

This instruction adds a register value to the SP value, and writes the result to the destination register.

**Encoding T1**  All versions of the Thumb instruction set.

```
ADD {<Rdm>}, SP, <Rdm>
```

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 0 0 0 1 0 1 1 0 1 Rdm
```

\( d = \text{UInt(DM:Rdm)}; \ m = \text{UInt(DM:Rdm)}; \ \text{setflags} = \text{FALSE}; \)
\( \text{if d == 15 && InITBlock() && !LastInITBlock()} \text{ then UNPREDICTABLE;} \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType}_{\text{LSL}}, 0); \)

**Encoding T2**  All versions of the Thumb instruction set.

```
ADD SP,<Rm>
```

```
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 0 0 0 1 0 1 0 1 Rm 1 0 1
```

\( \text{if Rm == '1101' then SEE encoding T1;} \)
\( d = 13; \ m = \text{UInt(Rm)}; \ \text{setflags} = \text{FALSE}; \)
\( (\text{shift}_t, \text{shift}_n) = (\text{SRType}_{\text{LSL}}, 0); \)

**Assembler syntax**

```
ADD{<q>} {<Rd>,} SP, <Rm>
```

where:

\{<q>\}  See Standard assembler syntax fields on page A6-98.

\<Rd\>  The destination register. If \<Rd\> is omitted, this register is SP.

\<Rm\>  The register that is used as the second operand. This register can be the SP, but such instructions are deprecated and the instruction can only be \textit{ADD SP,SP,SP}. 

---

**Thumb Instruction Details**
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(SP, shifted, '0');
    if d == 15 then
        ALUWritePC(result);
    else
        R[d] = result;    // no flag setting form of the instruction supported

Exceptions

None.
A6.7.6 ADR

Address to Register adds an immediate value to the PC value, and writes the result to the destination register.

**Encoding T1**
All versions of the Thumb instruction set.

```plaintext
ADR <Rd>,<label>
```

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 0 0 Rd imm8</td>
</tr>
</tbody>
</table>

d = UInt(Rd); imm32 = ZeroExtend(imm8:'00', 32); add = TRUE;

**Assembler syntax**

```plaintext
ADR{<q>} <Rd>, <label>                     Normal syntax
ADD{<q>} <Rd>, PC, #<const>               Alternative syntax
```

where:

- `<q>` See Standard assembler syntax fields on page A6-98.
- `<Rd>` The destination register.
- `<label>` The label of an instruction or literal data item whose address is to be loaded into `<Rd>`. The assembler calculates the required value of the offset from the Align(PC,4) value of the ADR instruction to this label.

Only a positive value is permitted with imm32 equal to the offset. Permitted values of the offset are multiples of four in the range 0 to 1020 for encoding T1.

In the alternative syntax forms:

- `<const>` The offset value for the ADD form. Permitted values are multiples of four in the range 0 to 1020 for encoding T1.

--- **Note**

It is recommended that the alternative syntax form is avoided where possible.

**Operation**

```plaintext
if ConditionPassed() then
    EncodingSpecificOperations();
    result = if add then (Align(PC,4) + imm32) else (Align(PC,4) - imm32);
    R[d] = result;
```

**Exceptions**

None.
A6.7.7 AND (register)

This instruction performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

**Encoding T1**  
All versions of the Thumb instruction set.

ANDS <Rd>, <Rm>

```
  15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
  0 1 0 0 0 0 | 0 0 0 0 | Rm | Rdn
```

d = UInt(Rdn);  n = UInt(Rdn);  m = UInt(Rm);  setflags = !InITBlock();  
(shift_t, shift_n) = (SRType_LSL, 0);

**Assembler syntax**

ANDS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S  The instruction updates the flags.

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<Rd>  The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  The register that contains the first operand.

<Rm>  The register that is used as the second operand.

**Operation**

if ConditionPassed() then

   EncodingSpecificOperations();
   (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
   result = R[n] AND shifted;
   R[d] = result;
   if setflags then
      APSR.N = result<31>;
      APSR.Z = IsZeroBit(result);
      APSR.C = carry;
      // APSR.V unchanged

**Exceptions**

None.
A6.7.8 ASR (immediate)

Arithmetic Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in copies of its sign bit, and writes the result to the destination register. It updates the condition flags based on the result.

**Encoding T1**  
All versions of the Thumb instruction set.

\[
\text{Asr} \{<\text{q}>\} \quad \text{<Rd>, <Rm>, #<imm5>}
\]

<table>
<thead>
<tr>
<th>bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

\[
d = \text{UInt(Rd)}; \quad m = \text{UInt(Rm)}; \quad \text{setflags} = !\text{InITBlock};
\]
\[
(-, \text{shift}_n) = \text{DecodeImmShift(}'10'\text{'}, \text{imm5});
\]

**Assembler syntax**

\[
\text{ASRS}\{<\text{q}>\} \quad \text{<Rd>, <Rm>, #<imm5>}
\]

where:

- \( S \) The instruction updates the flags.
- \( \{<\text{q}>\} \) See [Standard assembler syntax fields](#) on page A6-98.
- \( \text{<Rd}> \) The destination register.
- \( \text{<Rm>} \) The register that contains the first operand.
- \( \text{<imm5>} \) The shift amount, in the range 1 to 32. See [Shifts applied to a register](#) on page A6-101.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  (result, carry) = Shift_C(R[m], SRTYPE_ASR, shift_n, APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
A6.7.9 ASR (register)

Arithmetic Shift Right (register) shifts a register value right by a variable number of bits, shifting in copies of its sign bit, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register. It updates the condition flags based on the result.

**Encoding T1**

All versions of the Thumb instruction set.

```
ASRS <Rdn>,<Rm>
```

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

```
d = UInt(Rdn);  n = UInt(Rdn);  m = UInt(Rm);  setflags = !InITBlock();
```

**Assembler syntax**

```
ASRS{<q>} <Rd>, <Rn>, <Rm>
```

where:

*S*  
The instruction updates the flags.

*{<q>}*  
See *Standard assembler syntax fields* on page A6-98.

*<Rd>*  
The destination register.

*<Rn>*  
The register that contains the first operand.

*<Rm>*  
The register whose bottom byte contains the amount to shift by.

**Operation**

if ConditionPassed() then

```
EncodingSpecificOperations();
shift_n = UInt(R[m]<7:0>);
(result, carry) = Shift_C(R[n], SRType_ASR, shift_n, APSR.C);
R[d] = result;
if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged
```

**Exceptions**

None.
A6.7.10 B

Branch causes a branch to a target address.

**Encoding T1**  
All versions of the Thumb instruction set.  

\[ B{<c>{<q>}} <\text{label}> \]

```plaintext
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 0 1 cond imm8
```

if cond == '1110' then UNDEFINED;  
if cond == '1111' then SEE SVC;  
imm32 = SignExtend(imm8:'0', 32);  
if InITBlock() then UNPREDICTABLE;

**Encoding T2**  
All versions of the Thumb instruction set.

\[ B{<c>} <\text{label}> \]

```plaintext
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 1 0 0 imm11
```

imm32 = SignExtend(imm11:'0', 32);  
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Assembler syntax**

\[ B{<c>{<q>}} <\text{label}> \]

where:

<\text{c}>{<q>}  
See Standard assembler syntax fields on page A6-98.

**Note**

- Encoding T1 is conditional.
- For encoding T1, <\text{c}> must not be AL or omitted.
- For ARMv6-M, for encoding T2, <\text{c}> must be AL or omitted.

<\text{label}>  
The label of the instruction that is to be branched to. The assembler calculates the required value of the offset from the PC value of the B instruction to this label, then selects an encoding that sets \text{imm32} to that offset.

Permitted offsets are even numbers in the range -256 to 254 for encoding T1 and -2048 to 2046 for encoding T2.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    BranchWritePC(PC + imm32);

Exceptions

None.
A6.7.11 BIC (register)

Bit Clear (register) performs a bitwise AND of a register value and the complement of an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

**Encoding T1**  
All versions of the Thumb instruction set.

**Assembler syntax**

BICS\{<q>\} \{<Rd>,\} <Rn>, <Rm>

where:

S  
The instruction updates the flags.

\{<q>\}  
See *Standard assembler syntax fields* on page A6-98.

<Rd>  
The destination register. If \(<Rd>\) is omitted, this register is the same as \(<Rn>\).

<Rn>  
The register that contains the first operand.

<Rm>  
The register that is used as the second operand.

**Operation**

if ConditionPassed() then  
    EncodingSpecificOperations();  
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);  
    result = R[n] AND NOT(shifted);  
    R[d] = result;  
    if setflags then  
        APSR.N = result<31>;  
        APSR.Z = IsZeroBit(result);  
        APSR.C = carry;  
        // APSR.V unchanged

**Exceptions**

None.
A6.7.12 BKPT

Breakpoint causes a HardFault exception or a debug halt to occur depending on the presence and configuration of the debug support.

**Encoding T1**  ARMv5T*, ARMv6-M, ARMv7-M  M profile specific behavior

BKPT  #<imm8>

```

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
</table>
| 1 0 1 1 | 1 1 1 0      | imm8
```

imm32 = ZeroExtend(imm8, 32);
// imm32 is for assembly/disassembly only and is ignored by hardware.

**Assembler syntax**

BKPT{<q>}  {#}<imm8>

where:

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<imm8>  Specifies an 8-bit value that is stored in the instruction. This value is ignored by the ARM hardware, but can be used by a debugger to store additional information about the breakpoint.

**Operation**

EncodingSpecificOperations();
BKPTInstrDebugEvent();

**Exceptions**

HardFault.
A6.7.13 BL

Branch with Link (immediate) calls a subroutine at a PC-relative address.

**Encoding T1**

All versions of the Thumb instruction set.

BL <label>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 1 0 S</td>
<td>imm10</td>
</tr>
</tbody>
</table>

I1 = NOT(J1 EOR S);  I2 = NOT(J2 EOR S);  imm32 = SignExtend(S:I1:I2:imm10:imm11:'0', 32);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Assembler syntax**

BL{<q>} <label>

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<label> The label of the instruction that is to be branched to.

The assembler calculates the required value of the offset from the PC value of the BL instruction to this label, then selects an encoding that sets imm32 to that offset. Permitted offsets are even numbers in the range -16777216 to 16777214.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    next_instr_addr = PC;
    LR = next_instr_addr<31:1> : '1';
    BranchWritePC(PC + imm32);

**Exceptions**

None.

**Note**

Before the introduction of Thumb-2 technology, J1 and J2 in encodings T1 and T2 were both 1, resulting in a smaller branch range. The instructions could be executed as two separate 16-bit instructions, with the first instruction instr1 setting LR to PC + SignExtend(instr1<10:0>:'000000000000', 32) and the second instruction completing the operation. It is no longer possible to split the BL instruction into two 16-bit instructions in ARMv6T2, ARMv6-M and ARMv7.
A6.7.14 BLX (register)

Branch with Link and Exchange calls a subroutine at an address and instruction set specified by a register. ARMv6-M only supports Thumb execution. An attempt to change the instruction execution state causes an exception on the instruction at the target address.

**Encoding T1**  
ARMv5T*, ARMv6-M, ARMv7-M

**BLX** <Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 1 1 Rm  (0) (0) (0)</td>
</tr>
</tbody>
</table>

m = UInt(Rm);
if m == 15 then UNPREDICTABLE;
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;

**Assembler syntax**

BLX{<q>} <Rm>

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rm> The register that contains the branch target address and instruction set selection bit.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    target = R[m];
    next_instr_addr = PC - 2;
    LR = next_instr_addr<31:1> : '1';
    BLXWritePC(target);

**Exceptions**

HardFault.
A6.7.15 BX

Branch and Exchange causes a branch to an address and instruction set specified by a register. ARMv6-M only supports Thumb execution. An attempt to change the instruction execution state causes an exception on the instruction at the target address.

BX can also be used for an exception return, see Exception return behavior on page B1-227.

**Encoding T1**

All versions of the Thumb instruction set.

```
BX  <Rm>
```

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
0  1  0  0  0  1  1  1 | Rm | 0 0 0
```

```
m = UInt(Rm);
if InITBlock() && !LastInITBlock() then UNPREDICTABLE;
if m==15 then UNPREDICTABLE;
```

**Assembler syntax**

```
BX{<q>}  <Rm>
```

where:

```
{<q>}  See Standard assembler syntax fields on page A6-98.
<Rm>  The register that contains the branch target address and instruction set selection bit.
```

**Operation**

```
if ConditionPassed() then
   EncodingSpecificOperations();
   BXWritePC(R[m]);
```

**Exceptions**

HardFault.
A6.7.16 CMN (register)

Compare Negative (register) adds a register value and an optionally-shifted register value. It updates the condition flags based on the result, and discards the result.

**Encoding T1** All versions of the Thumb instruction set.

CMN <Rn>, <Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 1 0 1 1</td>
</tr>
</tbody>
</table>

n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = (SRType_LSL, 0);

**Assembler syntax**

CMN{<q>} <Rn>, <Rm>

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rn> The register that contains the first operand.

<Rm> The register that is used as the second operand.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], shifted, '0');
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

**Exceptions**

None.
A6.7.17  CMP (Immediate)

Compare (immediate) subtracts an immediate value from a register value. It updates the condition flags based on the result, and discards the result.

**Encoding T1**  
All versions of the Thumb instruction set.

```plaintext
CMP  <Rn>, #<imm8>
```

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0 1  Rn</td>
</tr>
</tbody>
</table>

n = UInt(Rn); imm32 = ZeroExtend(imm8, 32);

**Assembler syntax**

```plaintext
CMP{<q>}  <Rn>, #<const>
```

where:

`${<q>}`  See Standard assembler syntax fields on page A6-98.

`<Rn>`  The register that contains the operand.

`<const>`  The immediate value to be added to the value obtained from `<Rn>`. The range of permitted values is 0-255 for encoding T1.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(R[n], NOT(imm32), '1');
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

Exceptions

None.
A6.7.18 CMP (register)

Compare (register) subtracts an optionally-shifted register value from a register value. It updates the condition flags based on the result, and discards the result.

**Encoding T1**  
All versions of the Thumb instruction set.

```assembly
CMP <Rn>,<Rm>
```

<q> and <Rm> both from R0-R7

```plaintext
<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 1 0 1 0</td>
</tr>
</tbody>
</table>
```

n = UInt(Rn);  m = UInt(Rm);
(shift_t, shift_n) = (SRType_LSL, 0);

**Encoding T2**  
All versions of the Thumb instruction set.

```assembly
CMP <Rn>,<Rm>
```

<q> and <Rm> not both from R0-R7

```plaintext
<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 0 1 N</td>
</tr>
</tbody>
</table>
```

n = UInt(N:Rn);  m = UInt(Rm);
(shift_t, shift_n) = (SRType_LSL, 0);
if n < 8 && m < 8 then UNPREDICTABLE;
if n == 15 || m == 15 then UNPREDICTABLE;

**Assembler syntax**

```assembly
CMP{<q>} <Rn>, <Rm>
```

where:

{<q>}  
See *Standard assembler syntax fields* on page A6-98.

<Rn>  
The register that contains the first operand. The SP can be used.

<Rm>  
The register that is optionally shifted and used as the second operand. The SP can be used, but use of the SP is deprecated.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], NOT(shifted), '1');
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

Exceptions

None.
A6.7.19 CPS

Change Processor State is a system instruction, see CPS on page B4-306.
A6.7.20 CPY

Copy is a pre-UAL synonym for MOV (register).

**Assembler syntax**

CPY <Rd>, <Rn>

This is equivalent to:

MOV <Rd>, <Rn>

**Exceptions**

None.
A6.7.21 DMB

Data Memory Barrier acts as a memory barrier. It ensures that all explicit memory accesses that appear in program order before the DMB instruction are observed before any explicit memory accesses that appear in program order after the DMB instruction. It does not affect the ordering of any other instructions executing on the processor.

**Encoding T1**

ARMv6-M, ARMv7-M

```
DMB #<option>
```

// No additional decoding required

**Assembler syntax**

```
DMB{<q>} {<opt>}
```

where:

- `<q>` See **Standard assembler syntax fields** on page A6-98.
- `<opt>` Specifies an optional limitation on the DMB operation:
  - **SY** DMB operation ensures ordering of all accesses, encoded as option == '1111'. Can be omitted.

  All other encodings of the option are reserved. The corresponding instructions execute as system (SY) DMB operations, but software must not rely on this behavior.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    DataMemoryBarrier(option);
```

**Exceptions**

None.
A6.7.22 DSB

Data Synchronization Barrier acts as a special kind of memory barrier. No instruction in program order after this instruction can execute until this instruction completes. This instruction completes only when both:

- any explicit memory access made before this instruction is complete
- all cache and branch predictor maintenance operations before this instruction complete.

**Encoding T1**  
ARMv6-M, ARMv7-M

DSB #<option>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 1 0 0 1 1 0 1 1 1 1 1 0 1 0</td>
</tr>
</tbody>
</table>

// No additional decoding required

**Assembler syntax**

DSB{<q>} {<opt>}

where:

{<q>}  See Standard assembler syntax fields on page A6-98.

<opt>  Specifies an optional limitation on the DSB operation:

SY  DSB operation ensures completion of all accesses, encoded as option == '111'.  
    Can be omitted.

All other encodings of option are reserved. The corresponding instructions execute as system (SY) DSB operations, but software must not rely on this behavior.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    DataSynchronizationBarrier(option);

**Exceptions**

None.
A6.7.23 EOR (register)

Exclusive OR (register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

**Encoding T1** All versions of the Thumb instruction set.

EOR S <Rd>, <Rn>, <Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 0 0 0 0 0 1 Rm Rdn</td>
</tr>
</tbody>
</table>

d = UInt(Rdn); n = UInt(Rdn); m = UInt(Rm); setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

**Assembler syntax**

EORS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S The instruction updates the flags.

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rd> The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> The register that contains the first operand.

<Rm> The register that is used as the second operand.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
    result = R[n] EOR shifted;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

**Exceptions**

None.
A6.7.24 ISB

Instruction Synchronization Barrier flushes the pipeline in the processor, so that all instructions following the ISB are fetched from cache or memory after the instruction has completed. It ensures that the effects of context altering operations, such as those resulting from read or write accesses to the system control space (SCS), that completed before the ISB instruction are visible to the instructions fetched after the ISB. See Barrier support for system correctness on page B2-255 for more details.

In addition, the ISB instruction ensures that any branches that appear in program order after it are always written into any branch prediction logic with the context that is visible after the ISB instruction. This is required to ensure correct execution of the instruction stream.

Encoding T1 ARMv6-M, ARMv7-M

ISB #<option>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | 1 1 1 1 0 0 1 1 1 1 0 1 1 0 0 1 |

// No additional decoding required

Assembler syntax

ISB{<q>} {<opt>}

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<opt> Specifies an optional limitation on the ISB operation. Permitted values are:

SY Full system ISB operation, encoded as option == '1111'. Can be omitted.

All other encodings of option are reserved. The corresponding instructions execute as full system ISB operations, but must not be relied on by software.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    InstructionSynchronizationBarrier(option);

Exceptions

None.
A6.7.25 LDM, LDMIA, LDMFD

Load Multiple Increment After loads multiple registers from consecutive memory locations using an address from a base register. The sequential memory locations start at this address, and the address above the last of those locations is written back to the base register when the base register is not part of the register list.

**Encoding T1**

All versions of the Thumb instruction set.

LDM `<Rn>`!, `<registers>`

`<Rn>` not included in `<registers>`

LDM `<Rn>`, `<registers>`

`<Rn>` included in `<registers>`

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 0 1</td>
</tr>
</tbody>
</table>

n = UInt(Rn); registers = '00000000':register_list; wback = (registers<n> == '0');

if BitCount(registers) < 1 then UNPREDICTABLE;

**Assembler syntax**

LDM`{<q>}` `<Rn>`{!}, `<registers>`

where:

`{<q>}` See *Standard assembler syntax fields* on page A6-98.

`<Rn>` The base register.

`!` Causes the instruction to write a modified value back to `<Rn>`. If `!` is omitted, the instruction does not change `<Rn>` in this way.

`<registers>` Is a list of one or more registers to be loaded, separated by commas and surrounded by `{` and `}`. The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address.

LDMIA and LDMFD are pseudo-instructions for LDM. LDMFD refers to its use for popping data from Full Descending stacks.
Op

if ConditionPassed() then
    EncodingSpecificOperations();
    address = R[n];

    for i = 0 to 7
        if registers<i> == '1' then
            R[i] = MemA[address, 4]; address = address + 4;

    if wback && registers<n> == '0' then R[n] = R[n] + 4*BitCount(registers);

Exceptions

HardFault.
A6.7.26  LDR (immediate)

Load Register (immediate) calculates an address from a base register value and an immediate offset, loads a word from memory, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

**Encoding T1**  All versions of the Thumb instruction set.

LDR <Rt>, [<Rn>{,#<imm5>}]  

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 1 & 0 & 1 & & & & & & & & & & \\
\end{array}
\]

\[t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5:}'00', 32);\]

index = TRUE;  add = TRUE;  wback = FALSE;

**Encoding T2**  All versions of the Thumb instruction set.

LDR <Rt>, [SP{,#<imm8>}]  

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 0 & 1 & & & & & & & & & & & & \\
\end{array}
\]

\[t = \text{UInt}(Rt); \quad n = 13; \quad \text{imm32} = \text{ZeroExtend}(\text{imm8:}'00', 32);\]

index = TRUE;  add = TRUE;  wback = FALSE;

**Assembler syntax**

LDR{<q>}  <Rt>, [<Rn> {,#<imm>}]  

where:

{<q>}  See Standard assembler syntax fields on page A6-98.

<Rt>  The destination register.

<Rn>  The base register.

+/-  Is + or omitted to indicate that the immediate offset is added to the base register value.

\[\text{add} == \text{TRUE}\]

<imm>  The immediate offset added to the value of <Rn> to form the address. Permitted values are multiples of 4 in the range 0-124 for encoding T1 and multiples of 4 in the range 0-1020 for encoding T2. For the offset addressing syntax, <imm> can be omitted, meaning an offset of 0.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    R[t] = MemU[address,4];
    if wback then R[n] = offset_addr;

Exceptions

HardFault.
A6.7.27 LDR (literal)

Load Register (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. See Memory accesses on page A6-103 for information about memory accesses.

**Encoding T1**

All versions of the Thumb instruction set.

LDR <Rt>,<label>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 1</td>
</tr>
</tbody>
</table>

t = UInt(Rt); imm32 = ZeroExtend(imm8:'00', 32); add = TRUE;

**Assembler syntax**

LDR{<q>} <Rt>, <label>  
LDR{<q>} <Rt>, [PC, #<imm>]  

where:

{<q>}: See Standard assembler syntax fields on page A6-98.

<Rt>: The destination register.

<label>: The label of the literal data item that is to be loaded into <Rt>. The assembler calculates the required value of the offset from the PC value of this instruction to the label.

Permitted values of the offset are multiples of four in the range 0 to 1020 for encoding T1.

In the alternative syntax form:

<imm>: The immediate offset added to the Align(PC, 4) value of the instruction to form the address.

Permitted values are multiples of four in the range 0 to 1020 for encoding T1.

Note

It is recommended that the alternative syntax form is avoided where possible.
Thumb Instruction Details

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    base = Align(PC,4);
    address = if add then (base + imm32) else (base - imm32);
    R[t] = MemU[address,4];

**Exceptions**

HardFault.
A6.7.28 LDR (register)

Load Register (register) calculates an address from a base register value and an offset register value, loads a word from memory, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

The register loaded can be the PC. If it is, the word loaded for the PC is treated as an address or exception return value and a branch occurs. Bit [0] complies with the ARM architecture interworking rules for branches to Thumb state execution and must be 1. If bit [0] is 0, a HardFault exception occurs.

Encoding T1 All versions of the Thumb instruction set.
LDR <Rt>, [<Rn>, <Rm>]

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm); \]
index = TRUE; \ add = TRUE; \ wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

Assembler syntax
LDR{<q>} <Rt>, [<Rn>, <Rm>]

where:

\{<q>\} See Standard assembler syntax fields on page A6-98.

<Rt> The destination register.

<Rn> The register that contains the base value.

<Rm> Contains the offset that is added to the value of \(<Rn>\) to form the address.

Operation
if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, APSR.C);
    offset_addr = if add then (R[n] + offset) else (R[n] - offset);
    address = if index then offset_addr else R[n];
    R[t] = MemU[address, 4];
    if wback then R[n] = offset_addr;

Exceptions
HardFault.
A6.7.29  LDRB (immediate)

Load Register Byte (immediate) calculates an address from a base register value and an immediate offset, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

**Encoding T1**  All versions of the Thumb instruction set.

LDRB <Rt>, [<Rn>{,#<imm5>}]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5}, 32); \]
\[ \text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \]

**Assembler syntax**

LDRB{<q>} <Rt>, [<Rn> {, #+/-<imm>}]

where:

{<q>}  See Standard assembler syntax fields on page A6-98.

<Rt>  The destination register.

<Rn>  The base register.

+/-  Is + or omitted to indicate that the immediate offset is added to the base register value.

add == TRUE

<imm>  The immediate offset added to or subtracted from the value of <Rn> to form the address. The range of permitted values is 0-31 for encoding T1. <imm> can be omitted, meaning an offset of 0.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    R[t] = ZeroExtend(MemU[address,1], 32);
    if wback then R[n] = offset_addr;

**Exceptions**

HardFault.
A6.7.30 LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it to form a 32-bit word, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

Encoding T1 All versions of the Thumb instruction set.
LDRB <Rt>, [<Rn>, <Rm>]

```
<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1</td>
</tr>
</tbody>
</table>
```

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

Assembler syntax

LDRB{<q>} <Rt>, [<Rn>, <Rm>]

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<Rt> The destination register.

<Rn> The register that contains the base value.

<Rm> Contains the offset that is added to the value of <Rn> to form the address.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset = Shift(R[m], shift_t, shift_n, APSR.C);
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if index then offset_addr else R[n];
  R[t] = ZeroExtend(MemU[address,1],32);

Exceptions

HardFault.
A6.7.31  LDRH (immediate)

Load Register Halfword (immediate) calculates an address from a base register value and an immediate offset, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

Encoding T1

All versions of the Thumb instruction set.

LDRH <Rt>, [<Rn> {, #<imm5>}]  

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 0 1 imm5</td>
</tr>
</tbody>
</table>

t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm5:'0', 32);  
index = TRUE;  add = TRUE;  wback = FALSE;

Assembler syntax

LDRH{<q>} <Rt>, [<Rn> {, #+/-<imm>}]  

where:

{<q>}
See Standard assembler syntax fields on page A6-98.

<Rt>
The destination register.

<Rn>
The base register.

+/-
Is + or omitted to indicate that the immediate offset is added to the base register value.

add == TRUE

<imm>
The immediate offset added to the value of <Rn> to form the address. Permitted values are multiples of 2 in the range 0-62 for encoding T1. <imm> can be omitted, meaning an offset of 0.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
  address = if index then offset_addr else R[n];
  data = MemU[address,2];
  if wback then R[n] = offset_addr;
  R[t] = ZeroExtend(data, 32);

Exceptions

HardFault.
A6.7.32 LDRH (register)

Load Register Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, zero-extends it to form a 32-bit word, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

**Encoding T1**  
All versions of the Thumb instruction set.

LDRH \(<Rt>, [<Rn>, <Rm>]\)

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1</td>
</tr>
</tbody>
</table>

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

**Assembler syntax**

LDRH\{<q>\}  \(<Rt>, [<Rn>, <Rm>]\)

where:

\{<q>\}  
See Standard assembler syntax fields on page A6-98.

\(<Rt>\)  
The destination register.

\(<Rn>\)  
The register that contains the base value.

\(<Rm>\)  
Contains the offset that is added to the value of \(<Rn>\) to form the address.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  offset = Shift(R[m], shift_t, shift_n, APSR.C);
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if index then offset_addr else R[n];
  data = MemU[address, 2];
  if wback then R[n] = offset_addr;
  R[t] = ZeroExtend(data, 32);

**Exceptions**

HardFault.
A6.7.33 LDRSB (register)

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, sign-extends it to form a 32-bit word, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

Encoding T1 All versions of the Thumb instruction set.

LDRSB <Rt>,[<Rn>,<Rm>]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1</td>
</tr>
</tbody>
</table>

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

Assembler syntax

LDRSB{<q>} <Rt>, [<Rn>, <Rm>]

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<Rt> The destination register.

<Rn> The register that contains the base value.

<Rm> Contains the offset that is added to the value of <Rn> to form the address.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   offset = Shift(R[m], shift_t, shift_n, APSR.C);
   offset_addr = if add then (R[n] + offset) else (R[n] - offset);
   address = if index then offset_addr else R[n];
   R[t] = SignExtend(MemU[address,1], 32);

Exceptions

HardFault.
A6.7.34 LDRSH (register)

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it to form a 32-bit word, and writes it to a register. Offset addressing is used, see Memory accesses on page A6-103 for more information.

Encoding T1  All versions of the Thumb instruction set.
LDRSH <Rt>,[<Rn>,<Rm>]

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 1 & 0 & 1 & 1 & 1 & Rm & Rn & Rt
\end{array}
\]

\[t = \text{UInt}(Rt); \ n = \text{UInt}(Rn); \ m = \text{UInt}(Rm);\]
\[\text{index} = \text{TRUE}; \ \text{add} = \text{TRUE}; \ \text{wback} = \text{FALSE};\]
\[(\text{shift}_t, \text{shift}_n) = (\text{SRType}_\text{LSL}, 0);\]

Assembler syntax

LDRSH\{<q>\} <Rt>, [<Rn>, <Rm>]

where:

\{<q>\}  See Standard assembler syntax fields on page A6-98.

<Rt>  The destination register.

<Rn>  The register that contains the base value.

<Rm>  Contains the offset that is added to the value of <Rn> to form the address.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  offset = Shift(R[m], shift_t, shift_n, APSR.C);
  offset_addr = if add then (R[n] + offset) else (R[n] - offset);
  address = if index then offset_addr else R[n];
  data = MemU[address,2];
  if wback then R[n] = offset_addr;
  R[t] = SignExtend(data, 32);

Exceptions

HardFault.
A6.7.35 LSL (Immediate)

Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register. The condition flags are updated based on the result.

**Encoding T1**

All versions of the Thumb instruction set.

```assembly
LSL <Rd>, <Rm>, #<imm5>
```

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0</td>
</tr>
</tbody>
</table>

if imm5 == '00000' then SEE MOV (register);

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{setflags} = \text{!InITBlock}(); \]
\[ (-, \ shift_n) = \text{DecodeImmShift('00', imm5);} \]

**Assembler syntax**

```assembly
LSL{<q>} <Rd>, <Rm>, #<imm5>
```

where:

\[ S \]

The instruction updates the flags.

\[ \{<q>\} \]

See *Standard assembler syntax fields* on page A6-98.

\[ <Rd> \]

The destination register.

\[ <Rm> \]

The register that contains the first operand.

\[ <\text{imm5}> \]

The shift amount, in the range 0 to 31. See *Shifts applied to a register* on page A6-101.

**Operation**

if ConditionPassed() then

   EncodingSpecificOperations();
   \( (\text{result, carry}) = \text{Shift}_C(R[m], \text{SRType}_\text{LSL, shift}_n, \text{APSR}.C); \)
   \( R[d] = \text{result}; \)
   if setflags then
      \( \text{APSR}.N = \text{result}<31>; \)
      \( \text{APSR}.Z = \text{IsZeroBit}(\text{result}); \)
      \( \text{APSR}.C = \text{carry}; \)
      // APSR.V unchanged

**Exceptions**

None.
A6.7.36  LSL (register)

Logical Shift Left (register) shifts a register value left by a variable number of bits, shifting in zeros, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register. The condition flags are updated based on the result.

**Encoding T1**  All versions of the Thumb instruction set.

LOLS  <Rdn>, <Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 0 0 1 0 Rm Rdn</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rdn); \quad n = \text{UInt}(Rdn); \quad m = \text{UInt}(Rm); \quad \text{setflags} = !\text{InITBlock}(); \]

**Assembler syntax**

```
LSLS{<q>} <Rd>, <Rn>, <Rm>
```

where:

\( S \)  The instruction updates the flags.

\{<q>\}  See Standard assembler syntax fields on page A6-98.

\(<Rd>\)  The destination register.

\(<Rn>\)  The register that contains the first operand.

\(<Rm>\)  The register whose bottom byte contains the amount to shift by.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[m]<7:0>);
    (result, carry) = Shift_C(R[n], SRTYPE_SLS, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged
```

**Exceptions**

None.
A6.7.37 LSR (immediate)

Logical Shift Right (immediate) shifts a register value right by an immediate number of bits, shifting in zeros, and writes the result to the destination register. The condition flags are updated based on the result.

Encoding T1          All versions of the Thumb instruction set.
LSRS {<q>} <Rd>, <Rm>, #<imm5>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  m = UInt(Rm);  setflags = !InITBlock();
(-, shift_n) = DecodeImmShift('01', imm5);

Assembler syntax

LSRS{<q>} <Rd>, <Rm>, #<imm5>

where:

S                The instruction updates the flags.

{<q>}            See Standard assembler syntax fields on page A6-98.

<Rd>        The destination register.

<Rm>        The register that contains the first operand.

<imm5>       The shift amount, in the range 1 to 32. See Shifts applied to a register on page A6-101.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry) = Shift_C(R[m], SRType_LSR, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
A6.7.38 LSR (register)

Logical Shift Right (register) shifts a register value right by a variable number of bits, shifting in zeros, and writes the result to the destination register. The variable number of bits is read from the bottom byte of a register. The condition flags are updated based on the result.

**Encoding T1** 
All versions of the Thumb instruction set.

```
LSRS <Rdn>,<Rm>
```

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 0 0 0 1 1 Rm Dn</td>
</tr>
</tbody>
</table>

d = UInt(Rdn); n = UInt(Rdn); m = UInt(Rm); setflags = !InITBlock();

**Assembler syntax**

```
LSRS{<q>} <Rd>, <Rn>, <Rm>
```

where:

- **S** The instruction updates the flags.
- **{<q>** See *Standard assembler syntax fields* on page A6-98.
- **<Rd** The destination register.
- **<Rn** The register that contains the first operand.
- **<Rm** The register whose bottom byte contains the amount to shift by.

**Operation**

```
if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[m]<7:0>);
    (result, carry) = Shift_C(R[n], SRTYPE_LSR, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged
```

**Exceptions**

None.
A6.7.39 MOV (immediate)

Move (immediate) writes an immediate value to the destination register. The condition flags are updated based on the result.

**Encoding T1**  All versions of the Thumb instruction set.

MOVS <Rd>, #<imm8>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 0 1 0 0 | Rd | imm8 |

d = Uint(Rd); setflags = !InITBlock(); imm32 = ZeroExtend(imm8, 32); carry = APSR.C;

**Assembler syntax**

MOVS{<q>} <Rd>, #<const>

where:

S  The instruction updates the flags.

{<q>}  See Standard assembler syntax fields on page A6-98.

<Rd>  The destination register.

<const>  The immediate value to be placed in <Rd>. The range of permitted values is 0-255 for encoding T1.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    result = imm32;
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

**Exceptions**

None.
A6.7.40 MOV (register)

Move (register) copies a value from a register to the destination register. Encoding T2 updates the condition flags based on the value.

**Encoding T1**

MOV <Rd>,<Rm>

ARMv6-M, ARMv7-M, if <Rd> and <Rm> both from R0-R7. Otherwise all versions of the Thumb instruction set.

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 1 1 0 D</td>
</tr>
</tbody>
</table>

d = UInt(D:Rd);  m = UInt(Rm);  setflags = FALSE;

**Encoding T2**

MOVS <Rd>,<Rm>

All versions of the Thumb instruction set.

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>
</tr>
</tbody>
</table>

d = UInt(Rd);  m = UInt(Rm);  setflags = TRUE;

**Assembler syntax**

MOV{S}{<q>} <Rd>, <Rm>

where:

{S} If present, specifies that the instruction updates the flags. Otherwise, the instruction does not update the flags.

{<q>} See Standard assembler syntax fields on page A6-98.

<Rd> The destination register. This register can be the SP or PC, provided S is not specified. If <Rd> is the PC, the instruction causes a branch to the address moved to the PC.

<Rm> The source register. This register can be the SP or PC. The instruction must not specify S if <Rm> is the SP or PC.

--- Note ---

ARM deprecates the use of the following MOV (register) instructions:

* ones in which <Rd> is the SP or PC and <Rm> is also the SP or PC
* ones in which S is specified and <Rm> is the SP, or <Rm> is the PC.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    result = R[m];
    if d == 15 then
        ALUWritePC(result);  // setflags is always FALSE here
    else
        R[d] = result;
        if setflags then
            APSR.N = result<31>;
            APSR.Z = IsZeroBit(result);
            // APSR.C unchanged
            // APSR.V unchanged

Exceptions

None.
A6.7.41 MOV (shifted register)

Move (shifted register) is a pseudo-instruction for ASR, LSL, LSR, and ROR.

See the following sections for details:
- ASR (immediate) on page A6-117
- ASR (register) on page A6-118
- LSL (immediate) on page A6-150
- LSL (register) on page A6-151
- LSR (immediate) on page A6-152
- LSR (register) on page A6-153
- ROR (register) on page A6-171.

Assembler syntax

Table A6-2 shows the equivalences between MOV (shifted register) and other instructions.

<table>
<thead>
<tr>
<th>MOV instruction</th>
<th>Canonical form</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,ASR #&lt;n&gt;</td>
<td>ASRS &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,LSL #&lt;n&gt;</td>
<td>LSLS &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,LSR #&lt;n&gt;</td>
<td>LSR &lt;Rd&gt;,&lt;Rm&gt;,#&lt;n&gt;</td>
</tr>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,ASR &lt;Rs&gt;</td>
<td>ASRS &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,LSL &lt;Rs&gt;</td>
<td>LSLS &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,LSR &lt;Rs&gt;</td>
<td>LSR &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
<tr>
<td>MOVS &lt;Rd&gt;,&lt;Rm&gt;,ROR &lt;Rs&gt;</td>
<td>RORS &lt;Rd&gt;,&lt;Rm&gt;,&lt;Rs&gt;</td>
</tr>
</tbody>
</table>

The canonical form of the instruction is produced on disassembly.

Exceptions

None.
A6.7.42 MRS

Move to Register from Special register moves the value from the selected special-purpose register into a general-purpose ARM register.

**Encoding T1**

<table>
<thead>
<tr>
<th>Rn</th>
<th>SYSm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

|MRS is a system instruction except when accessing the APSR or CONTROL register. See MRS on page B4-308 for the complete instruction definition, including the application-level uses.

A6.7.43 MSR (register)

Move to Special Register from ARM Register moves the value of a general-purpose ARM register to the specified special-purpose register.

**Encoding T1**

<table>
<thead>
<tr>
<th>Rn</th>
<th>SYSm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Rn</th>
<th>SYSm</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

MSR (register) is a system instruction except when accessing the APSR. See MSR (register) on page B4-310 for the complete instruction definition, including the application-level uses.
A6.7.44 MUL

Multiply multiplies two register values. The least significant 32 bits of the result are written to the destination register. These 32 bits do not depend on whether signed or unsigned calculations are performed.

The condition flags are updated based on the result.

**Encoding T1** All versions of the Thumb instruction set.

MULS <Rdm>,<Rn>,<Rdm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 1 1 0 1 Rn</td>
</tr>
</tbody>
</table>

d = UInt(Rdm);  n = UInt(Rn);  m = UInt(Rdm);  setflags = !InITBlock();

**Assembler syntax**

MULS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S The instruction updates the flags.

{<q>} See *Standard assembler syntax fields* on page A6-98.

< Rd > The destination register.

--- **Note** ---

For ARMv6-M, <Rd> can only be omitted when d == n == m. See *Assembler syntax prototype line conventions* on page A6-96 for the rule on optional arguments.

---%

< Rn > The register that contains the first operand.

< Rm > The register that contains the second operand.
Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  operand1 = SInt(R[n]); // operand1 = UINT(R[n]) produces the same final results
  operand2 = SInt(R[m]); // operand2 = UINT(R[m]) produces the same final results
  result = operand1 * operand2;
  R[d] = result<31:0>;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    // APSR.C unchanged
    // APSR.V unchanged

Exceptions

None.
A6.7.45 MVN (register)

Bitwise NOT (register) writes the bitwise inverse of a register value to the destination register. The condition flags are updated based on the result.

**Encoding T1**

All versions of the Thumb instruction set.

**Assembler syntax**

MVNS{<q>} <Rd>, <Rm>

where:

S  The instruction updates the flags.

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<Rd>  The destination register.

<Rm>  The register that is used as the source register.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
  result = NOT(shifted);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    // APSR.V unchanged

**Exceptions**

None.
A6.7.46 NEG

Negate is a pre-UAL synonym for RSB (immediate) with an immediate value of 0. See RSB (immediate) on page A6-172 for details.

**Assembler syntax**

`NEG{<q>} {<Rd>,} <Rm>`

This is equivalent to:

`RSBS{<q>} {<Rd>,} <Rm>, #0`

**Exceptions**

None.
A6.7.47  NOP

No Operation does nothing. This instruction can be used for code alignment purposes.

This is a NOP-compatible hint, the architected NOP. See Hint Instructions on page A6-104 for more information.

See Pre-UAL pseudo-instruction NOP on page AppxD-384 for details of NOP before the introduction of UAL.

--- Note ---

The timing effects of including a NOP instruction in code are not guaranteed. It can increase execution time, leave it unchanged, or even reduce it. NOP instructions are therefore not suitable for timing loops.

Encoding T1    ARMv6-M, ARMv7-M

NOP

```
 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
 1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0
```

// No additional decoding required

Assembler syntax

NOP{<q>}

where:

{<q>}     See Standard assembler syntax fields on page A6-98.

Operation

if ConditionPassed() then
   EncodingSpecificOperations();
   // Do nothing

Exceptions

None.
A6.7.48 ORR (register)

Logical OR (register) performs a bitwise, inclusive, OR of a register value and an optionally-shifted register value, and writes the result to the destination register. The condition flags are updated based on the result.

**Encoding T1**  All versions of the Thumb instruction set.

ORRS  <Rdn>,<Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0  1  0  0  0  0  1  1  0  0</td>
</tr>
</tbody>
</table>

d = UInt(Rdn);  n = UInt(Rdn);  m = UInt(Rm);  setflags = !InITBlock();  
(shift_t, shift_n) = (SRType_LSL, 0);

**Assembler syntax**

ORRS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S  The instruction updates the flags.

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<Rd>  The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  The register that contains the first operand.

<Rm>  The register that is used as the second operand.

**Operation**

if ConditionPassed() then

    EncodingSpecificOperations();

    (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);

    result = R[n] OR shifted;

    R[d] = result;

    if setflags then

        APSR.N = result<31>;

        APSR.Z = IsZeroBit(result);

        APSR.C = carry;

        // APSR.V unchanged

**Exceptions**

None.
A6.7.49 POP

Pop Multiple Registers loads a subset, or possibly all, of the general-purpose registers R0-R7 and the PC from the stack.

If the registers loaded include the PC, the word loaded for the PC is treated as a branch address or an exception return value and a branch occurs. Bit [0] complies with the ARM architecture interworking rules for branches to Thumb state execution and must be 1. If bit [0] is 0, a HardFault exception occurs.

Encoding T1

All versions of the Thumb instruction set.

```
POP <registers>
```

```
<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>P</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

```
registers = P:'000000':register_list; UnalignedAllowed = FALSE;
if BitCount(registers) < 1 then UNPREDICTABLE;
if registers<15> == '1' && InITBlock() && !LastInITBlock() then UNPREDICTABLE;
```

Assembler syntax

```
POP{<q>} <registers>
```

where:

```
{<q>}    See Standard assembler syntax fields on page A6-98.
```

```
<registers>
```

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be loaded. The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. If the PC is specified in the register list, the instruction causes a branch to the address (data) loaded into the PC.
Thumb Instruction Details

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    address = SP;

for i = 0 to 7
    if registers<i> == '1' then
        R[i] = MemA[address,4]; address = address + 4;
    if registers<15> == '1' then
        LoadWritePC(MemA[address,4]);

    SP = SP + 4*BitCount(registers);

Exceptions

HardFault.
A6.7.50  PUSH

Push Multiple Registers stores a subset, or possibly all, of the general-purpose registers R0-R7 and the LR to the stack.

**Encoding T1**

All versions of the Thumb instruction set.

PUSH <registers>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 0 1 0 M</td>
</tr>
</tbody>
</table>

registers = '0':M:'000000':register_list; UnalignedAllowed = FALSE;
if BitCount(registers) < 1 then UNPREDICTABLE;

**Assembler syntax**

PUSH{<q>}  <registers>

where:

{<q>}

See [Standard assembler syntax fields](#) on page A6-98.

<registers>

Is a list of one or more registers, separated by commas and surrounded by { and }. It specifies the set of registers to be stored. The registers are stored in sequence, the lowest-numbered register to the lowest memory address, through to the highest-numbered register to the highest memory address.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    address = SP - 4*BitCount(registers);
    for i = 0 to 14
        if registers<i> == '1' then
            MemA[address,4] = R[i];
            address = address + 4;
        SP = SP - 4*BitCount(registers);

**Exceptions**

HardFault.
A6.7.51 REV

Byte-Reverse Word reverses the byte order in a 32-bit register.

Encoding T1

REV <Rd>,<Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(\text{Rd}); \quad m = \text{UInt}(\text{Rm}); \]

Assembler syntax

REV{<q>} <Rd>, <Rm>

where:

{<q>} \hspace{1cm} \text{See Standard assembler syntax fields on page A6-98.}

<Rd> \hspace{1cm} The destination register.

<Rm> \hspace{1cm} The register that contains the operand.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  bits(32) result;
  result<31:24> = \text{R}[m]<7:0>;
  result<23:16> = \text{R}[m]<15:8>;
  result<15:8>  = \text{R}[m]<23:16>;
  result<7:0>   = \text{R}[m]<31:24>;
  \text{R}[d] = \text{result};

Exceptions

None.
A6.7.52 REV16

Byte-Reverse Packed Halfword reverses the byte order in each 16-bit halfword of a 32-bit register.

**Encoding T1** ARMv6-M, ARMv7-M

REV16 <Rd>,<Rm>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
<td>Rd</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[
d = \text{UInt}(Rd); \ m = \text{UInt}(Rm);
\]

**Assembler syntax**

REV16\{<q>\}  <Rd>, <Rm>

where:

\{<q>\} See *Standard assembler syntax fields* on page A6-98.

<Rd> The destination register.

<Rm> The register that contains the operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  bits(32) result;
  result<31:24> = R[m]<23:16>;
  result<23:16> = R[m]<31:24>;
  result<15:8>  = R[m]<7:0>;
  result<7:0>   = R[m]<15:8>;
  R[d] = result;

**Exceptions**

None.
A6.7.53 REVSH

Byte-Reverse Signed Halfword reverses the byte order in the lower 16-bit halfword of a 32-bit register, and sign extends the result to 32 bits.

**Encoding T1**  
ARMv6-M, ARMv7-M  
REVSH <Rd>,<Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 0</td>
</tr>
</tbody>
</table>

\[ d = \text{UInt}(Rd); \quad m = \text{UInt}(Rm); \]

**Assembler syntax**

REVSH{<q>} <Rd>, <Rm>

where:

{<q>}  \hspace{1cm} \text{See Standard assembler syntax fields on page A6-98.}

<Rd>  \hspace{1cm} The destination register.

<Rm>  \hspace{1cm} The register that contains the operand.

**Operation**

if ConditionPassed() then
\[
\text{EncodingSpecificOperations();}
\end{verbatim}
bits(32) result;
result<31:8>  = \text{SignExtend}(R[m]<7:0>, 24);
result<7:0>  = R[m]<15:8>;
R[d] = result;

**Exceptions**

None.
A6.7.54 ROR (register)

Rotate Right (register) provides the value of the contents of a register rotated by a variable number of bits. The bits that are rotated off the right end are inserted into the vacated bit positions on the left. The variable number of bits is read from the bottom byte of a register. The condition flags are updated based on the result.

Encoding T1

All versions of the Thumb instruction set.

RORS {<q>} <Rd>, <Rn>, <Rm>

where:

S The instruction updates the flags.

{<q>} See Standard assembler syntax fields on page A6-98.

<Rd> The destination register.

<Rn> The register that contains the first operand.

<Rm> The register whose bottom byte contains the amount to rotate by.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shift_n = UInt(R[m]<7:0>);
    (result, carry) = Shift_C(R[n], SRTYPE_ROR, shift_n, APSR.C);
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        // APSR.V unchanged

Exceptions

None.
A6.7.55 RSB (immediate)

Reverse Subtract (immediate) subtracts a register value from an immediate value, and writes the result to the destination register. The condition flags are updated based on the result.

**Encoding T1**
All versions of the Thumb instruction set.

RSBS <Rd>,<Rn>,#0

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 0 0 0 1 0 0 1</td>
</tr>
</tbody>
</table>

d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm32 = Zeros(32); // immediate = #0

**Assembler syntax**

RSBS{<q>} {<Rd>,} <Rn>, #<const>

where:

S The instruction updates the flags.

{<q>} See Standard assembler syntax fields on page A6-98.

<Rd> The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> The register that contains the first operand.

<const> The immediate value to be added to the value obtained from <Rn>. ARMv6-M only supports a value of 0.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  (result, carry, overflow) = AddWithCarry(NOT(R[n]), imm32, '1');
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

**Exceptions**

None.
A6.7.56  SBC (register)

Subtract with Carry (register) subtracts an optionally-shifted register value and the value of NOT(Carry flag) from a register value, and writes the result to the destination register. The condition flags are updated based on the result.

**Encoding T1**

All versions of the Thumb instruction set.

**Assembler syntax**

SBCS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S  The instruction updates the flags.

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<Rd>  The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn>  The register that contains the first operand.

<Rm>  The register that is used as the second operand.

**Operation**

if ConditionPassed() then
  EncodingSpecificOperations();
  shifted = Shift(R[m], shift_t, shift_n, APSR.C);
  (result, carry, overflow) = AddWithCarry(R[n], NOT(shifted), APSR.C);
  R[d] = result;
  if setflags then
    APSR.N = result<31>;
    APSR.Z = IsZeroBit(result);
    APSR.C = carry;
    APSR.V = overflow;

**Exceptions**

None.
A6.7.57 SEV

Send Event is a hint instruction. It causes an event to be signaled to all CPUs within a multiprocessor system. This is a NOP-compatible hint, see Hint Instructions on page A6-104.

Encoding T1 ARMv6-M, ARMv7-M

SEV

// No additional decoding required

Assembler syntax

SEV{<q>}

where:

{<q>} See Standard assembler syntax fields on page A6-98.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    Hint_SendEvent();

Exceptions

None.
A6.7.58 STM, STMIA, STMEA

The Store Multiple Increment After and the Store Multiple Empty Ascending instructions store multiple registers to consecutive memory locations using an address from a base register. The sequential memory locations start at this address, and the address above the last of those locations is written back to the base register.

**Encoding T1** All versions of the Thumb instruction set.

STM <Rn>!, <registers>

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 1 & 0 & 0 & 0 & Rn & register\_list
\end{array}
\]

\[
n = \text{UInt}(Rn); \text{ registers} = '0000000'; register\_list; \text{ wback} = \text{TRUE}; \\
\text{if} \\ \text{BitCount(registers)} < 1 \text{ then UNPREDICTABLE;}
\]

**Assembler syntax**

STM{IA|EA}{<q>} <Rn>!, <registers>

where:

{<q>} \quad \text{See Standard assembler syntax fields on page A6-98.}

<Rn> \quad \text{The base register.}

! \quad \text{Causes the instruction to write a modified value back to <Rn>.}

<registers> \quad \text{Is a list of one or more registers to be stored, separated by commas and surrounded by } \{ \text{ and } \}. \text{ The lowest-numbered register is stored to the lowest memory address, through to the highest-numbered register to the highest memory address.}

\text{If the base register is included and not the lowest-numbered register in the list, such an instruction stores an UNKNOWN value for the base register. Use of <Rn> in the register list is deprecated.}

STMEA and STMIA are pseudo-instructions for STM, STMEA referring to its use for pushing data onto Empty Ascending stacks.
Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  address = R[n];

  for i = 0 to 14
    if registers,<i> == '1' then
      if i == n && wback && i != LowestSetBit(registers) then
        MemA[address,4] = bits(32) UNKNOWN; // encoding T1 only
      else
        MemA[address,4] = R[i];
        address = address + 4;
    
    if wback then R[n] = R[n] + 4*BitCount(registers);

Exceptions

HardFault.
A6.7.59 **STR (immediate)**

Store Register (immediate) calculates an address from a base register value and an immediate offset, and stores a word from a register to memory. See *Memory accesses* on page A6-103 for information about memory accesses.

**Encoding T1** All versions of the Thumb instruction set.

STR <Rt>, [<Rn>{,#<imm5>}]

```
 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
0 1 1 0 0   imm5   Rn   Rt
```

\[
t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5:'00'}, 32);
\]

\[
t = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE};
\]

**Encoding T2** All versions of the Thumb instruction set.

STR <Rt>, [SP,#<imm8>]

```
 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
1 0 0 1 0   Rt   imm8
```

\[
t = \text{UInt}(Rt); \quad n = 13; \quad \text{imm32} = \text{ZeroExtend}(\text{imm8:'00'}, 32);
\]

\[
t = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE};
\]

**Assembler syntax**

STR{<q>} <Rt>, [<Rn> {, #+/<-imm>}]

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rt> The source register.

<Rn> The base register.

+/− Is + or omitted to indicate that the immediate offset is added to the base register value.

\[
\text{add} == \text{TRUE}
\]

<imm> The immediate offset added to the value of <Rn> to form the address. Permitted values are multiples of 4 in the range 0-124 for encoding T1 and multiples of 4 in the range 0-1020 for encoding T2. <imm> can be omitted, meaning an offset of 0.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    MemU[address,4] = R[t];
    if wback then R[n] = offset_addr;

Exceptions

HardFault.
A6.7.60 STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, stores a word from a register to memory. See Memory accesses on page A6-103 for information about memory accesses.

**Encoding T1** All versions of the Thumb instruction set.

STR <Rt>, [<Rn>, <Rm>]

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Rm</td>
<td>Rn</td>
<td>Rt</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

t = UInt(Rt);  n = UInt(Rn);  m = UInt(Rm);
index = TRUE;  add = TRUE;  wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

**Assembler syntax**

STR{<q>} <Rt>, [<Rn>, <Rm>]

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<Rt> The source register.

<Rn> The register that contains the base value.

<Rm> Contains the offset that is added to the value of <Rn> to form the address.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   offset = Shift(R[m], shift_t, shift_n, APSR.C);
   address = R[n] + offset;
   MemU[address, 4] = R[t];

**Exceptions**

HardFault.
A6.7.61 STRB (immediate)

Store Register Byte (immediate) calculates an address from a base register value and an immediate offset, and stores a byte from a register to memory. See Memory accesses on page A6-103 for information about memory accesses.

Encoding T1  
All versions of the Thumb instruction set.

STRB <Rt>,[<Rn>,#<imm5>]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 1 1 0 imm5</td>
</tr>
</tbody>
</table>

t = UInt(Rt);  n = UInt(Rn);  imm32 = ZeroExtend(imm5, 32);
index = TRUE;  add = TRUE;  wback = FALSE;

Assembler syntax

STRB{<q>} <Rt>, [ <Rn> {, # +/- <imm>} ]

where:

{<q>}  
See Standard assembler syntax fields on page A6-98.

<Rt>  
The source register.

<Rn>  
The base register.

+/-  
Is + or omitted to indicate that the immediate offset is added to the base register value.

add == TRUE

<imm>  
The immediate offset added to the value of <Rn> to form the address. The range of permitted values is 0-31 for encoding T1. <imm> can be omitted, meaning an offset of 0.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (R[n] + imm32) else (R[n] - imm32);
    address = if index then offset_addr else R[n];
    MemU[address,1] = R[t]<7:0>;
    if wback then R[n] = offset_addr;

Exceptions

HardFault.
A6.7.62 STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a register to memory. See Memory accesses on page A6-103 for information about memory accesses.

**Encoding T1**

All versions of the Thumb instruction set.

STRB <Rt>,[<Rn>,<Rm>]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 0 1 0 1 0 Rm</td>
</tr>
</tbody>
</table>

\[ t = \text{UInt}(Rt); \quad n = \text{UInt}(Rn); \quad m = \text{UInt}(Rm); \]

\[ \text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \]

\[ (\text{shift}_t, \text{shift}_n) = (\text{SRTType}_{\text{LSL}}, 0); \]

**Assembler syntax**

STRB{<q>} <Rt>, [<Rn>, <Rm> {, LSL #<shift>}]  

where:

{<q>}  
See Standard assembler syntax fields on page A6-98.

<Rt>  
The source register.

<Rn>  
The base register.

<Rm>  
Contains the offset that is added to the value of <Rn> to form the address.

**Operation**

if ConditionPassed() then

   EncodingSpecificOperations();
   offset = Shift(R[m], shift_t, shift_n, APSR.C);
   address = R[n] + offset;
   MemU[address,1] = R[t]<7:0>;

**Exceptions**

HardFault.
A6.7.63 STRH (immediate)

Store Register Halfword (immediate) calculates an address from a base register value and an immediate offset, and stores a halfword from a register to memory. See Memory accesses on page A6-103 for information about memory accesses.

Encoding T1  All versions of the Thumb instruction set.

STRH <Rt>,[<Rn>{,#<imm5>}]  

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 0 0</td>
</tr>
</tbody>
</table>

\[ t = \text{U} \text{Int}(Rt); \quad n = \text{U} \text{Int}(Rn); \quad \text{imm32} = \text{ZeroExtend}(\text{imm5:'0'}, 32); \]
\[ \text{index} = \text{TRUE}; \quad \text{add} = \text{TRUE}; \quad \text{wback} = \text{FALSE}; \]

Assembler syntax

STRH{<q>} <Rt>, [<Rn> {, #+/-<imm>}]

where:

{<q>}       See Standard assembler syntax fields on page A6-98.
<Rt>        The source register.
<Rn>        The base register.
+/-         Is + or omitted to indicate that the immediate offset is added to the base register value.
            add == TRUE
<imm>       The immediate offset added to or subtracted from the value of <Rn> to form the address.
            Permitted values are multiples of 2 in the range 0-62 for encoding T1. <imm> can be omitted, meaning an offset of 0.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset_addr = if add then (Rn + imm32) else (Rn - imm32);
    address = if index then offset_addr else Rn;
    MemU[address, 2] = R[t]<15:0>;
    if wback then R[n] = offset_addr;

Exceptions

HardFault.
A6.7.64 STRH (register)

Store Register Halfword (register) calculates an address from a base register value and an offset register value, and stores a halfword from a register to memory. See Memory accesses on page A6-103 for information about memory accesses.

Encoding T1 All versions of the Thumb instruction set.

\[
\text{STRH } <Rt>,[<Rn>,<Rm>]
\]

\[
\begin{array}{cccccccccccccc}
| 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 |\\
\hline
0 & 1 & 0 & 1 & 0 & 0 & 1 & Rm & Rn & Rt \\
\end{array}
\]

t = UInt(Rt); n = UInt(Rn); m = UInt(Rm);
index = TRUE; add = TRUE; wback = FALSE;
(shift_t, shift_n) = (SRType_LSL, 0);

Assembler syntax

\[
\text{STRH}\{<q>\} <Rt>, [<Rn>, <Rm>]
\]

where:

\[
\{<q>\} \quad \text{See Standard assembler syntax fields on page A6-98.}
\]

\[
<Rt> \quad \text{The source register.}
\]

\[
<Rn> \quad \text{The base register.}
\]

\[
<Rm> \quad \text{Contains the offset that is added to the value of } <Rn> \text{ to form the address.}
\]
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    offset = Shift(R[m], shift_t, shift_n, APSR.C);
    address = R[n] + offset;
    MemU[address,2] = R[t]<15:0>;

Exceptions

HardFault.
A6.7.65  SUB (immediate)

This instruction subtracts an immediate value from a register value, and writes the result to the destination register. The condition flags are updated based on the result.

**Encoding T1**  All versions of the Thumb instruction set.

\[
\text{SUBS } \langle \text{Rd} \rangle, \langle \text{Rn} \rangle, \# \langle \text{imm3} \rangle
\]

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 0 & 1 & 1 & 1 & \text{imm3} & \text{Rn} & \text{Rd}
\end{array}
\]

\[d = \text{UInt} (\text{Rd}); \quad n = \text{UInt} (\text{Rn}); \quad \text{setflags} = \neg \text{InITBlock}(); \quad \text{imm32} = \text{ZeroExtend}(\text{imm3}, 32)\]

**Encoding T2**  All versions of the Thumb instruction set.

\[
\text{SUBS } \langle \text{Rdn} \rangle, \# \langle \text{imm8} \rangle
\]

\[
\begin{array}{cccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 1 & 1 & \text{Rdn} & \text{imm8}
\end{array}
\]

\[d = \text{UInt} (\text{Rdn}); \quad n = \text{UInt} (\text{Rdn}); \quad \text{setflags} = \neg \text{InITBlock}(); \quad \text{imm32} = \text{ZeroExtend}(\text{imm8}, 32)\]

**Assembler syntax**

\[
\text{SUBS}\{\langle q \rangle\} \{\langle \text{Rd} \rangle,\} \langle \text{Rn} \rangle, \# \langle \text{const} \rangle
\]

where:

S  The instruction updates the flags.

\{\langle q \rangle\}  See **Standard assembler syntax fields** on page A6-98.

\langle \text{Rd} \rangle  The destination register. If \langle \text{Rd} \rangle is omitted, this register is the same as \langle \text{Rn} \rangle.

\langle \text{Rn} \rangle  The register that contains the first operand.

\langle \text{const} \rangle  The immediate value to be subtracted from the value obtained from \langle \text{Rn} \rangle. The range of permitted values is 0-7 for encoding T1 and 0-255 for encoding T2.

Encoding T1 is preferred to encoding T2 if \langle \text{Rd} \rangle is specified and encoding T2 is preferred to encoding T1 if \langle \text{Rd} \rangle is omitted.
Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    (result, carry, overflow) = AddWithCarry(R[n], NOT(imm32), '1');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
A6.7.66 SUB (register)

This instruction subtracts an optionally-shifted register value from a register value, and writes the result to the destination register. It updates the condition flags based on the result.

Encoding T1

All versions of the Thumb instruction set.

SUBS <Rd>,<Rn>,<Rm>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 0 0 1 1 0 1 | Rm | Rn | Rd |

d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = !InITBlock();
(shift_t, shift_n) = (SRType_LSL, 0);

Assembler syntax

SUBS{<q>} {<Rd>,} <Rn>, <Rm>

where:

S The instruction updates the flags.

{<q>} See Standard assembler syntax fields on page A6-98.

<Rd> The destination register. If <Rd> is omitted, this register is the same as <Rn>.

<Rn> The register that contains the first operand.

<Rm> The register that is used as the second operand.

Operation

if ConditionPassed() then
    EncodingSpecificOperations();
    shifted = Shift(R[m], shift_t, shift_n, APSR.C);
    (result, carry, overflow) = AddWithCarry(R[n], NOT(shifted), '1');
    R[d] = result;
    if setflags then
        APSR.N = result<31>;
        APSR.Z = IsZeroBit(result);
        APSR.C = carry;
        APSR.V = overflow;

Exceptions

None.
A6.7.67 SUB (SP minus immediate)

This instruction subtracts an immediate value from the SP value, and writes the result to the destination register.

**Encoding T1**  
All versions of the Thumb instruction set.

\[
\text{SUB SP,SP,}\#\text{imm7}
\]

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 0 0 0 0 1</td>
</tr>
</tbody>
</table>

\[
d = 13; \text{ setflags} = \text{FALSE}; \text{ imm32} = \text{ZeroExtend(imm7:}'00', 32);
\]

**Assembler syntax**

\[
\text{SUB\{<q>\} \{<Rd>,\} SP, \#<const>}
\]

where:

\[
\{<q>\} \quad \text{See } \text{Standard assembler syntax fields} \text{ on page A6-98.}
\]

\[
<\text{Rd}> \quad \text{The destination register. If } <\text{Rd}> \text{ is omitted, this register is SP.}
\]

\[
<\text{const}> \quad \text{The immediate value to be added to the value obtained from SP. Permitted values are multiples of 4 in the range 0-508 for encoding T1.}
\]

**Operation**

if \text{ConditionPassed()} then

\[
\text{EncodingSpecificOperations();}
\]

\[
\text{(result, carry, overflow) = AddWithCarry(SP, NOT(imm32), '1');}
\]

\[
\text{R[d] = result;}
\]

\[
// \text{no flag setting form of the instruction supported}
\]

**Exceptions**

None.
A6.7.68 SVC

The Supervisor Call instruction generates a call to a system supervisor, see Exceptions on page B1-207 for more information. When the exception is escalated, a HardFault exception is caused.

Use it as a call to an operating system to provide a service.

Note

In older versions of the ARM architecture, SVC was called SWI, Software Interrupt.

Encoding T1

All versions of the Thumb instruction set M profile specific behavior

SVC #<imm8>

\[
\begin{array}{cccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline
1 & 1 & 0 & 1 & 1 & 1 & 1 & \hline
\end{array}
\]

imm32 = ZeroExtend(imm8, 32);

// imm32 is for assembly/disassembly, and is ignored by hardware. SVC handlers in some
// systems interpret imm8 in software, for example to determine the required service.

Assembler syntax

SVC{<q>} {#}<imm>

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<imm> Specifies an 8-bit immediate constant.

Operation

if ConditionPassed() then
  EncodingSpecificOperations();
  CallSupervisor();

Exceptions

SVCall, HardFault.
A6.7.69 SXTB

Signed Extend Byte extracts an 8-bit value from a register, sign extends it to 32 bits, and writes the result to the destination register.

**Encoding T1**  
ARMv6-M, ARMv7-M

SXTB <Rd>,<Rm>

```
| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
| 1 0 1 1 0 0 1 0 0 1 | Rm | Rd |
```

\[ d = \text{UInt}(Rd); \ m = \text{UInt}(Rm); \ \text{rotation} = 0; \]

**Assembler syntax**

SXTB{<q>} <Rd>, <Rm>

where:

{<q>}  See *Standard assembler syntax fields* on page A6-98.

<Rd>  The destination register.

<Rm>  The register that contains the operand.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   rotated = ROR(R[m], rotation);
   R[d] = SignExtend(rotated<7:0>, 32);

**Exceptions**

None.
A6.7.70 SXTH

Signed Extend Halfword extracts a 16-bit value from a register, sign extends it to 32 bits, and writes the result to the destination register.

**Encoding T1** ARMv6-M, ARMv7-M

SXTH <Rd>, <Rm>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 1 0 0 1 0 0</td>
</tr>
</tbody>
</table>

d = UInt(Rd); m = UInt(Rm); rotation = 0;

**Assembler syntax**

SXTH{<q>} <Rd>, <Rm>

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rd> The destination register.

<Rm> The register that contains the operand.

**Operation**

if ConditionPassed() then
   EncodingSpecificOperations();
   rotated = ROR(R[m], rotation);
   R[d] = SignExtend(rotated<15:0>, 32);

**Exceptions**

None.
A6.7.71 TST (register)

Test (register) performs a logical AND operation on two register values. It updates the condition flags based on the result, and discards the result.

Encoding T1 All versions of the Thumb instruction set.
TST <Rn>,<Rm>

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|------------------|------------------|
| 0 1 0 0 0 1 0 0 0 | Rm               |
| 0 0 1 0 0 0 0 0 0 | Rn               |

n = UInt(Rn); m = UInt(Rm);
(shift_t, shift_n) = (SRTyp_LSL, 0);

Assembler syntax
TST{<q>} <Rn>, <Rm>

where:
{<q>} See Standard assembler syntax fields on page A6-98.
<Rn> The register that contains the first operand.
<Rm> The register that is used as the second operand.

Operation
if ConditionPassed() then
  EncodingSpecificOperations();
  (shifted, carry) = Shift_C(R[m], shift_t, shift_n, APSR.C);
  result = R[n] AND shifted;
  APSR.N = result<31>;
  APSR.Z = IsZeroBit(result);
  APSR.C = carry;
  // APSR.V unchanged

Exceptions
None.
A6.7.72 UDF

Permanently Undefined generates an Undefined Instruction exception.

Note

The encodings for UDF are defined as permanently undefined in the versions of the architecture specified in this section. Issue C of this manual first defines an assembler mnemonic for these encodings.

Encoding T1

All versions of the Thumb instruction set.
UDF #<imm8>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

imm32 = ZeroExtend(imm8, 32);
// imm32 is for assembly and disassembly only, and is ignored by hardware.

Encoding T2

ARMv6-M, ARMv7-M
UDF.W #<imm16>

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

imm32 = ZeroExtend(imm4:imm12, 32);
// imm32 is for assembly and disassembly only, and is ignored by hardware.

Assembler syntax

UDF{<q>} {#}<imm>

where:

{<q>}

See Standard assembler syntax fields on page A6-98.

<imm>

Specifies an immediate constant, that is 8-bit in encoding T1, and 16-bit in encoding T2. The processor ignores the value of this constant.
Thumb Instruction Details

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    UNDEFINED;

**Exceptions**

Undefined Instruction.
A6.7.73 UXTB

Unsigned Extend Byte extracts an 8-bit value from a register, zero extends it to 32 bits, and writes the result to the destination register.

**Encoding T1** ARMv6-M, ARMv7-M

UXTB <Rd>,<Rm>

| 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 |
|-----------------|-----------------|-----------|-----------|--------|--------|--------|
| 1 0 1 1 0 0 1 0 1 1 | Rm | Rd |

d = UInt(Rd); m = UInt(Rm); rotation = 0;

**Assembler syntax**

UXTB{<q>} <Rd>, <Rm>

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rd> The destination register.

<Rm> The register that contains the second operand.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    rotated = ROR(R[m], rotation);
    R[d] = ZeroExtend(rotated<7:0>, 32);

**Exceptions**

None.
A6.7.74 UXTH

Unsigned Extend Halfword extracts a 16-bit value from a register, zero extends it to 32 bits, and writes the result to the destination register.

**Encoding T1**

| 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| 1 0 1 1 0 0 1 0 1 0 | Rm | Rd |

d = UInt(Rd);  m = UInt(Rm);  rotation = 0;

**Assembler syntax**

UXTH{<q>} <Rd>, <Rm>

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

<Rd> The destination register.

<Rm> The register that contains the second operand.

**Operation**

if ConditionPassed() then

   EncodingSpecificOperations();
   rotated = ROR(R[m], rotation);
   R[d] = ZeroExtend(rotated<15:0>, 32);

**Exceptions**

None.
A6.7.75 WFE

Wait For Event is a hint instruction that permits the processor to enter a low-power state until one of a number of events occurs, including events signaled by the SEV instruction on any processor in a multiprocessor system. For more information, see *Wait For Event and Send Event* on page B1-241.

For general hint behavior, see *Hint Instructions* on page A6-104.

**Encoding T1**

ARmv6-M, ARmv7-M

WFE

\[
\begin{array}{cccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

// No additional decoding required

**Assembler syntax**

WFE{<q>}

where:

{<q>} See *Standard assembler syntax fields* on page A6-98.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    if EventRegistered() then
        ClearEventRegister();
    else
        WaitForEvent();

**Exceptions**

None.
A6.7.76 WFI

Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. For more information, see Wait For Interrupt on page B1-243.

For general hint behavior, see Hint Instructions on page A6-104.

**Encoding T1** ARMv6-M, ARMv7-M

WFI

```
15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
1 0 1 1 1 1 1   0  1  1  0  0  0  0

// No additional decoding required
```

**Assembler syntax**

WFI{<q>}

where:

{<q>} See Standard assembler syntax fields on page A6-98.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    WaitForInterrupt();

**Exceptions**

None.

**Notes**

**PRIMASK** If PRIMASK.PM is set to 1, an asynchronous exception that has a higher group priority than any active exception results in a WFI instruction exit. If the group priority of the exception is less than or equal to the execution group priority, the exception is ignored.
A6.7.77 YIELD

YIELD is a hint instruction. It enables software with a multithreading capability to indicate to the hardware that it is performing a task, for example a spinlock, that could be swapped out to improve overall system performance. Hardware can use this hint to suspend and resume multiple code threads if it supports the capability.

For general hint behavior, see Hint Instructions on page A6-104.

**Encoding T1** ARMv6-M, ARMv7-M

YIELD

\[
\begin{array}{ccccccccccccccc}
15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
1 & 0 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
\end{array}
\]

// No additional decoding required

**Assembler syntax**

YIELD{<q>}

where:

{<q>} See Standard assembler syntax fields on page A6-98.

**Operation**

if ConditionPassed() then
    EncodingSpecificOperations();
    Hint_Yield();

**Exceptions**

None.
Thumb Instruction Details
Part B
System Level Architecture
Chapter B1
System Level Programmers’ Model

This chapter provides a system-level view of the ARMv6-M programmers’ model. It contains the following sections:

- *Introduction to the system level* on page B1-204
- *About the ARMv6-M memory mapped architecture* on page B1-205
- *Overview of system level terminology and operation* on page B1-206
- *Registers* on page B1-211
- *ARMv6-M exception model* on page B1-218.
B1.1 Introduction to the system level

The ARM architecture defines a hierarchy for software operation:

- The lowest level is the application level, described in part A of this manual. In particular, Chapter A2 Application Level Programmers’ Model describes the programmers’ model for applications. Application-level software is largely independent of the architecture profile.

- The higher level is the system level, that includes support for the applications. The system level features and how they are supported, are significantly different between the different architecture profiles.

Part B of this manual describes the ARMv6-M architecture at the system level.

As stated in Privileged execution on page A2-30, ARMv6-M supports unprivileged and privileged operation, or privileged operation only, depending on whether the implementation includes the Unprivileged/Privileged Extension. System level support requires privileged access, giving system software the access permissions required to configure and control the resources. Typically, an operating system provides system services to the applications, either transparently, or through application initiated supervisor calls. The operating system is also responsible for servicing interrupts and other system events, making exceptions a key component of the system level programmers’ model. In a system that supports only privileged execution, application code can raise a supervisor call using SVC, or handle system access and control directly. ARMv6-M with the Unprivileged/Privileged Extension also supports a software model of unprivileged applications running under a privileged OS.

The ARMv6-M Debug Extension supports a Debug state, halting debug, and associated control and configuration registers, see Chapter C1 ARMv6-M Debug for more information.

The optional ARMv6-M Protected Memory System Architecture (PMSA) Extension and its Memory Protection Unit (MPU) protects the system memory space, see Protected Memory System Architecture, PMSAv6 on page B3-289

ARMv6-M also supports an optional system timer, SysTick, see The system timer, SysTick on page B3-275.

— Note —

- In deeply embedded systems, particularly at low cost or performance points, there might be no clear distinction between an operating system and the applications, and software might be developed as a homogeneous codebase.

- Appendix B Deprecated and Obsolete Features describes deprecated features of the ARMv6-M profile.
B1.2 About the ARMv6-M memory mapped architecture

ARMv6-M is a memory-mapped architecture, meaning the architecture assigns physical addresses for processor registers to provide:

- exception entry points, as vectors
- system control and configuration.

An ARMv6-M implementation maintains exception handler entry points in a table of address pointers.

The architecture reserves address space 0xE0000000 to 0xFFFFFFFF for system level use. ARM reserves the first 1MB of this system address space, 0xE0000000 to 0xE000FFFF, as the Private Peripheral Bus (PPB). The assignment of the rest of the address space, from 0xE0100000 is IMPLEMENTATION DEFINED with some memory attribute restrictions. See The system address map on page B3-258 for more information.

In the PPB address space, the architecture assigns a 4kB block 0xE000E000 to 0xE000EFFF, as the SCS. The SCS supports:

- processor ID registers
- general control and configuration, including the vector table base address
- system handler support, for system interrupts and exceptions
- an optional system timer, SysTick
- a Nested Vectored Interrupt Controller (NVIC), that supports up to 32 discrete external interrupts
- processor debug, optional in ARMv6-M
- MPU registers, in systems that implement the Unprivileged/Privileged Extension.

See System Control Space (SCS) on page B3-262 for more details.
B1.3 **Overview of system level terminology and operation**

The following sections describe the concepts that are central to the system level architecture.

B1.3.1 **Modes, privilege and stacks**

Mode, privilege and stack pointer are key concepts used in ARMv6-M.

**Mode**

An M-profile processor supports two operating modes:

- **Thread mode**
  
  Is entered on Reset, and can be entered as a result of an exception return.

- **Handler mode**
  
  Is entered as a result of an exception. The processor must be in Handler mode to issue an exception return.

**Privilege**

If an ARMv6-M system does not implement the Unprivileged/Privileged Extension, all execution is privileged. Privileged execution has access to all resources.

If an ARMv6-M system implements the Unprivileged/Privileged Extension, software can execute as privileged or unprivileged. Unprivileged execution has limited or no access to some resources.

Execution in Handler mode is always privileged. The value of CONTROL.nPRIV determines whether execution in Thread mode is privileged or unprivileged.

**Stack Pointer**

The processor implements a banked pair of stack pointers, the Main Stack Pointer, and the Process Stack Pointer. See *The SP registers* on page B1-211 for more information.

In Handler mode, the processor uses the Main Stack Pointer. In Thread mode it can use either stack pointer.

Table B1-1 shows the possible combinations of mode, privilege and stack pointer usage.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Privilege</th>
<th>Stack pointer</th>
<th>Typical usage model</th>
</tr>
</thead>
<tbody>
<tr>
<td>Handler</td>
<td>Privileged</td>
<td>Main</td>
<td>Exception handling.</td>
</tr>
<tr>
<td>Thread</td>
<td>Privileged</td>
<td>Main</td>
<td>Execution of a privileged process or thread using a common stack in a system that only supports privileged access.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Process</td>
<td>Execution of a privileged process or thread using a stack reserved for that process or thread in a system that only supports privileged access.</td>
</tr>
</tbody>
</table>

Table B1-1 Mode, privilege and stack relationship
Pseudocode detail of processor operating mode

The `CurrentModeIsPrivileged()` pseudocode function determines whether the current software execution is privileged:

```c
// CurrentModeIsPrivileged()
// =========================

boolean CurrentModeIsPrivileged()
    return (CurrentMode == Mode_Handler || CONTROL.nPRIV == '0');
```

### B1.3.2 Exceptions

An exception is a condition that changes the normal flow of control in a program. Exception behavior splits into two stages:

**Exception generation**

When an exception event occurs and is presented to the processor

**Exception processing, or activation**

When the processor follows a sequence of exception entry, exception handler code execution, and exception return. The transition from exception generation to exception processing can be instantaneous.

ARMv6-M defines the following exception categories

**Reset**

Reset is a special form of exception that, when asserted, terminates current execution in a potentially unrecoverable way. When reset is deasserted, execution restarts from a fixed point.

**Supervisor call (SVCall)**

An exception caused explicitly by the SVC instruction. Application software uses the SVC instruction to make a call to an underlying operating system. This is called a Supervisor call. The SVC instruction enables the application to issue a Supervisor call that requires privileged

---

**Table B1-1 Mode, privilege and stack relationship (continued)**

<table>
<thead>
<tr>
<th>Mode</th>
<th>Privilege</th>
<th>Stack pointer</th>
<th>Typical usage model</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thread</td>
<td>Unprivileged&lt;sup&gt;a&lt;/sup&gt;</td>
<td>Main</td>
<td>Execution of an unprivileged process or thread using a common stack in a system that supports privileged and unprivileged access.</td>
</tr>
<tr>
<td>Process</td>
<td></td>
<td></td>
<td>Execution of an unprivileged process or thread using a stack reserved for that process or thread in a system that supports privileged and unprivileged access.</td>
</tr>
</tbody>
</table>

<sup>a. Only available with the Unprivileged/Privileged Extension.</sup>
access to the system and executes in program order relative to the application. ARMv6-M also supports an interrupt-driven Supervisor calling mechanism PendSV. See Interrupts in Overview of the exceptions supported on page B1-218 for more information.

**Fault**
A fault is an exception that results from an error condition in instruction execution. A fault can be reported synchronously or asynchronously to the instruction that caused it. In general, faults are reported synchronously.

A synchronous fault is always reported with the instruction that caused the fault. The architecture makes no guarantee about how an asynchronous fault is reported relative to the instruction that caused the fault. Faults are considered fatal in ARMv6-M, in that no fault status information is provided to assist recovery.

**Interrupt**
An interrupt is an exception, other than a reset, fault or a supervisor call. All interrupts are asynchronous to the instruction stream. Typically interrupts are used by other components of the system that must communicate with the processor. This can include software running on another processor in the system.

Each exception has:

- A priority level
- An exception number
- A vector in memory that defines the entry-point for execution on taking the exception. The value held in a vector is the address of the entry point of the exception handler, or Interrupt Service Routine (ISR).

An exception, other than reset, has the following possible states:

**Inactive**
An exception that is not pending or active.

**Pending**
An exception that has been generated, but that the processor has not yet started processing. An exception is generated when the corresponding exception event occurs.

**Active**
An exception for which the processor has started executing a corresponding exception handler, but has not returned from that handler. The handler for an active exception is either running or preempted by a the handler for a higher priority exception.

**Active and pending**
One instance of the exception is active, and a second instance of the exception is pending. Only asynchronous exceptions can be active and pending. Any synchronous exception is either inactive, pending, or active.

**Priority levels, execution priority, exception entry, and execution preemption**

Exception priorities determine the order in which the processor handles exceptions:

- Every exception has a priority level, the exception priority. Three exceptions have fixed priorities, while all others have a priority that can be configured by privileged software.
• The instruction stream executing on the processor has a priority level associated with it, the execution priority.

• The execution priority immediately after a reset is the base level of execution priority. Only execution in Thread mode can be at this base level of execution priority.

• An exception whose exception priority is sufficiently higher than the execution priority becomes active. The concept of sufficiently higher priority relates to priority grouping, see Priority grouping on page B1-222.

Software can boost the execution priority using the PRIMASK register provided for this purpose, otherwise the execution priority is the highest priority of all the active exceptions, see Execution priority and priority boosting on page B1-222 for more information.

When an exception becomes active because its priority is sufficiently higher that the executing priority:
• its exception handler preempts the currently running instruction stream
• its priority becomes the executing priority

When an exception other than reset preempts an instruction stream, the processor automatically saves key context information onto the stack, and execution branches to the code pointed to by the corresponding exception vector.

An exception can occur during exception activation, for example as a result of a memory fault when pushing context information. Also, the architecture permits the optimization of a late-arriving exception. Exceptions on exception entry on page B1-232 describes the behavior of these cases.

The processor always runs an exception handler in Handler mode. If the exception preempts software running in Thread mode the processor changes to handler mode as part of the exception entry.

Exception Return

The processor executes the exception handler in Handler mode, and returns from the handler. On exception return:

• If the exception state is active and pending:
  — if the exception has sufficient priority, it becomes active and the processor re-enters the exception handler
  — otherwise, it becomes pending.

• If the exception state is active it becomes inactive.

• The processor restores the information that it stacked on exception entry.

• If the code that was preempted by the exception handler was running in Thread mode, the processor changes to Thread mode.

• The processor resumes execution of the code that was preempted by the exception handler.

The Exception Return Link, a value stored in the link register on exception entry, determines the target of the exception return.
On an exception return, there can be a pending exception with sufficient priority to preempt the execution being returned to. This results in an exception entry sequence immediately after the exception return sequence. This condition is referred to as chaining of the exceptions. Hardware can optimize chaining of exceptions to remove the requirement to restore and re-save the key context state, an optimization referred to as tail-chaining. See Exceptions on exception return, and tail-chaining exceptions on page B1-233 for details.

Faults can occur during the exception return, for example as a result of a memory fault when popping previous state off the stack. The behavior in this and other cases is explained in Derived exceptions on exception entry on page B1-233.

### B1.3.3 Execution state

ARMv6-M only executes Thumb instructions, both 16-bit and a few 32-bit instructions. This means it is always executing in Thumb state. The ARMv6 architecture profile uses a value of 1 for an execution status bit, the EPSR.T to indicate execution in Thumb state, see The special-purpose program status registers, xPSR on page B1-212. ARMv6-M is consistent with the software programming model and interworking support of additional execution states in other ARM architecture profiles. Setting EPSR.T to zero in an ARMv6-M processor causes a fault when the next instruction executes, because all instructions in this state are UNDEFINED.

### B1.3.4 Debug state

A processor enters Debug state if it is configured to halt on a debug event, and a debug event occurs. See Chapter C1 ARMv6-M Debug for more details.

--- Note ---

Debug state is part of the Debug Extension for ARMv6-M.
B1.4 Registers

The ARMv6-M profile has the following registers closely coupled to the processor:

- General purpose registers R0-R12.
- Two Stack Pointer registers, SP_main and SP_process. These are banked versions of SP, also described as R13.
- The Link Register, LR also described as R14.
- The Program Counter, PC, sometimes described as R15.
- Status registers for flags, execution state bits, and the current exception number.
- A mask register, PRIMASK, used to manage the prioritization scheme for exceptions and interrupts.
- A control register, CONTROL that identifies the current stack.

All other registers described in this specification are memory mapped.

Note

Where this part of the manual gives register access restrictions, these apply to normal execution. Debug restrictions can differ, see General rules applying to debug register access on page C1-318, Debug Core Register Selector Register, DCRSR on page C1-335 and Debug Core Register Data Register, DCRDR on page C1-337.

B1.4.1 The ARM core registers

The registers R0-R12, SP, LR, and PC are named the ARM core registers. These registers can be described as R0-R15.

The SP registers

An ARMv6-M processor implements two stacks:

- the Main stack, SP_main or MSP
- the Process stack, SP_process or PSP.

The active stack pointer is one of the banked stack pointers, SP_main and SP_process. The current stack depends on the mode and, in Thread mode, the value of the CONTROL.SPSEL bit, see The special-purpose CONTROL register on page B1-215. A reset selects and initializes SP_main, see Reset behavior on page B1-224.

For maximum portability across other profiles, ARM strongly recommends that software treats SP bits [1:0] as SBZP.

The stack pointer that is used in exception entry and exit is described in the pseudocode sequences of the exception entry and exit, see Exception entry behavior on page B1-224 and Exception return behavior on page B1-227 for more details. SP_main is selected and initialized on reset, see Reset behavior on page B1-224.
B1.4.2 The special-purpose program status registers, xPSR

The Program Status Register (PSR) is a 32-bit register that comprises three subregisters:

Application Program Status Register, APSR

Holds flags that can be written by application-level software, that is, by unprivileged software. APSR handling of application-level writeable flags by the MSR and MRS instructions is consistent across ARMv6T2, ARMv6-M, and all ARMv7 profiles.

Interrupt Program Status Register, IPSR

When the processor is executing an exception handler, holds the exception number of the exception being processed. Otherwise, the IPSR value is zero.

Execution Program Status Register, EPSR

Holds execution state bits.

Software can use the MSR and MRS instructions to access the complete PSR, or any combination of one or more of the subregisters, although there are restrictions on viewing and modifying some fields. xPSR is a generic term for a program status register. All unused bits in any individual or combined xPSR are Reserved.

Figure B1-1 shows how the APSR, IPSR, and EPSR combine to form the PSR.

![xPSR register layout](image)

**Figure B1-1 xPSR register layout**

--- Note ---

EPSR [9] is reserved, but when the processor stacks the PSR, it uses this bit to indicate the stack alignment, see Stack alignment on exception entry on page B1-227.

---

The APSR

Flag setting instructions modify the APSR flags N, Z, C, and V, and the processor uses these flags to evaluate conditional branch instructions. The Application Program Status Register on page A2-38 describes the flags. The flags are UNKNOWN on reset.
The IPSR

The processor updates the IPSR on exception entry and exit. Software can use an MRS instruction to read the IPSR, but the processor ignores writes to the IPSR by an MSR instruction. The IPSR Exception Number field is defined as follows:

- in Thread mode, the value is 0
- in Handler mode, holds the exception number of the currently-executing exception, see Exception number definition on page B1-220 and The vector table on page B1-220.

On reset, the processor is in Thread mode and the Exception Number field of the IPSR is set to 0. As a result, the value 1, the Reset Exception Number, is a transitory value, that software cannot see as a valid IPSR Exception Number.

The EPSR

The EPSR contains the T-bit, that indicates whether the processor is in Thumb state. The T-bit cannot be read by software. See Debug Core Register Data Register, DCRDR on page C1-337 for information about debug state access.

All fields Read-As-Zero using an MRS instruction, and the processor ignores writes to the EPSR by an MSR instruction.

The EPSR T-bit supports the ARM architecture interworking model, however, because ARMv6-M only supports execution of Thumb instructions, it must always be maintained with the value 1. Updates to the PC that comply with the Thumb instruction interworking rules must update EPSR.T accordingly. Instruction execution with EPSR.T set to 0 generates a HardFault.

A reset sets the T bit to the value of bit [0] of the reset vector. This bit must be 1 if the processor is to execute the code indicated by the reset vector. If this bit is 0, the processor takes a HardFault exception and enters the HardFault handler, with the stacked ReturnAddress() value pointing to the reset handler, and the T bit of the stacked xPSR value set to 0, see Reset behavior on page B1-224.

All unused bits in the individual or combined registers are reserved.

Composite views of the xPSR registers

The MSR and MRS instructions recognize APSR, IPSR, and EPSR as mnemonics for the corresponding registers. It also recognizes mnemonics for different combinations of the registers, as Table B1-2 shows:

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Registers accessed</th>
</tr>
</thead>
<tbody>
<tr>
<td>IAPSR</td>
<td>IPSR and APSR</td>
</tr>
</tbody>
</table>
B1.4.3 The special-purpose mask register, PRIMASK

The processor can use the exception mask register PRIMASK, that is used for priority boosting. PRIMASK is a special-purpose mask register,

Figure B1-2 shows the format of the PRIMASK register.

![PRIMASK Register Format](image)

**Figure B1-2 PRIMASK register bit assignments**

PRIMASK.PM is set to 0 on reset. Where the Unprivileged/Privileged Extension is implemented, the processor ignores unprivileged writes to the mask registers.

Software can access this register using the MSR or MRS instructions, see MRS on page B4-308 and MSR (register) on page B4-310 for more information.

In addition:

- Executing the instruction CPSID i sets PRIMASK.PM to 1
- Executing the instruction CPSIE i sets PRIMASK.PM to 0.
B1.4.4  **The special-purpose CONTROL register**

The special-purpose CONTROL register is a 2-bit special-purpose register defined as follows:

- **nPRIV, bit[0]**  
  If the Unprivileged/Privileged Extension is implemented, defines the execution privilege in Thread mode:

  - 0  Thread mode has privileged access
  - 1  Thread mode has unprivileged access.

  **Note**
  - In Handler mode, execution is always privileged.
  - If the Unprivileged/Privileged Extension is not implemented, bit[0] is RAZ/WI.

- **SPSEL, bit[1]**  
  Defines the stack to be used:

  - 0  Use SP_main as the current stack
  - 1  In Thread mode, use SP_process as the current stack.
    In Handler mode, this value is reserved.

- **bits[31:2]**  
  Reserved on MRS and MSR accesses.

  Software can update the SPSEL bit in privileged Thread mode. In Handler mode, the processor ignores explicit writes to the SPSEL bit.

  A reset clears the CONTROL register to zero. Software can use the MRS instruction to read the register, and the MSR instruction to write to the register. Unprivileged write accesses are ignored.

  The processor updates the SPSEL bit on exception entry and exception return, see the pseudocode in *Exception entry behavior* on page B1-224 and *Exception return behavior* on page B1-227 for more information.

  Software must use an ISB barrier instruction to ensure a write to the CONTROL register takes effect before the next instruction is executed.

B1.4.5  **Reserved special-purpose register bits**

All unused bits in special-purpose registers are reserved. The architecture defines these reserved bits as RAZ/WI for MRS and MSR instruction accesses. However, for future compatibility, ARM recommends that software treats reserved bits as UNK/SBZP.

B1.4.6  **Special-purpose register updates and the memory order model**

Except for writes to the CONTROL register, any change to a special-purpose register by a CPS or MSR instruction is guaranteed:

- not to affect that CPS or MSR instruction or any instruction that precedes it in program order
- to be visible to all instructions that appear in program order after that CPS or MSR instruction.
B1.4.7 Register-related definitions for pseudocode

The system programmers' model pseudocode uses two register types:

- 32-bit core registers, see *The ARM core registers* on page B1-211
- 32-bit memory mapped registers.

Appendix G *Register Index* lists the ARMv6-M registers.

This manual describes register bit fields as `<register_name>..<bitfield_name>` or by a specific bit reference, for example:

- `AIRCR<2>` is equivalent to `AIRCR.SYSRESETREQ`
- `ICSR<8:0>` is equivalent to `VECTACTIVE`.

Normally this manual uses the field names.

**Pseudocode details for ARM core register access**

The following pseudocode supports access to the general-purpose registers for the operations defined in *Alphabetical list of ARMv6-M Thumb instructions* on page A6-105:

```plaintext
// The M-profile execution modes.

enumeration Mode {Mode_Thread, Mode_Handler};

// The physical array of core registers R0 to R12.

array bits(32) _R[0..12];

// Physical storage for the two banked stack pointers, link register
// and program counter.

bits(32) SP_process;
bits(32) SP_main;
bits(32) LR;
bits(32) PC;

// R[] - non-assignment form
// =========================

bits(32) R[integer n]
assert n >= 0 && n <= 15;
if n == 15 then
    result = PC + 4;
elsif n == 14 then
    result = LR;
elsif n == 13 then
    result = if CONTROL.SPSEL == '1' then SP_process else SP_main;
else
    result = _R[n];
return result;
```
// R[] - assignment form
// =====================

R[integer n] = bits(32) value
    assert n >= 0 && n <= 14;
    if n == 14 then
        LR = value;
    elsif n == 13 then
        if CONTROL.SPSEL == '1' then
            SP_process = value<31:2>:'00';
        else
            SP_main = value<31:2>:'00';
        else
            _R[n] = value;
            return;
    endif

// BranchTo()
// ===========

BranchTo(bits(32) address)
    PC = address;
    return;
B1.5 ARMv6-M exception model

The exception model is central to the architecture and system correctness in the ARMv6-M profile. The ARMv6-M profile is the same as ARMv7-M in using hardware saving and restoring of key context state on exception entry and exit, and using a table of vectors to determine the exception entry points. In addition, the exception categorization in the ARMv6-M profile is a subset of those provided in ARMv7-M.

The following sections describe the ARMv6-M exception model:

- Overview of the exceptions supported
- Exception number definition on page B1-220
- The vector table on page B1-220
- Exception priorities and preemption on page B1-221
- Reset behavior on page B1-224
- Exception entry behavior on page B1-224
- Stack alignment on exception entry on page B1-227
- Exception return behavior on page B1-227
- Exceptions in single-word load operations on page B1-231
- Exceptions in Load Multiple and Store Multiple operations on page B1-231
- Exceptions on exception entry on page B1-232
- Exceptions on exception return, and tail-chaining exceptions on page B1-233
- Exception status and control on page B1-235
- Fault behavior on page B1-236
- Unrecoverable exception cases on page B1-238
- Reset management on page B1-240
- Power management on page B1-240
- Wait For Event and Send Event on page B1-241
- Wait For Interrupt on page B1-243.

B1.5.1 Overview of the exceptions supported

The ARMv6-M profile supports the following exceptions:

**Reset**

The ARMv6-M profile supports two levels of reset. The reset level determines the register bit fields that are forced to their reset values on the deassertion of reset.

- Power-on reset resets the processor, SCS and debug logic.
- Local reset resets the processor and SCS except for debug-related resources. For more details, see *Debug and reset on page C1-323.*

The Reset exception is permanently enabled with a fixed priority of -3.

**NMI**

*NMI* (Non Maskable Interrupt) is the highest priority exception other than reset. It is permanently enabled with a fixed priority of -2.

Hardware can generate an NMI, or software can set the NMI exception to the Pending state, see *Interrupt Control State Register, ICSR on page B3-265,* or hardware.
HardFault  HardFault is the generic fault that exists for all classes of fault that cannot be handled by any of the other exception mechanisms. Typically, HardFault is used for unrecoverable system failures, although this is not required, and some uses of HardFault might be recoverable. HardFault is permanently enabled with a fixed priority of -1.

HardFault is used for all fault conditions on ARMv6-M.

SVCall  This supervisor call handles the exception caused by the SVC instruction. SVCall is permanently enabled and has a configurable priority.

Interrupts  The ARMv6-M profile supports two system level interrupts and up to 32 external interrupts. Each interrupt has a configurable priority. The system-level interrupts are:

PendSV  Used for software-generated supervisor calls. An application uses a supervisor call, if it requires servicing by the underlying operating system. The supervisor call associated with PendSV executes when the processor takes the PendSV interrupt.

Note

For a supervisor call that executes synchronously to program execution, software must use the SVC instruction. This generates an SVCall exception.

PendSV is permanently enabled, and is controlled using the ICSR.PENDSVSET and ICSR.PENDSVCLR bits, see Interrupt Control State Register, ICSR on page B3-265.

SysTick  Generated by the SysTick timer and controlled using the ICSR.PENDSTSET and ICSR.PENDSTCLR bits. SysTick is an integral component of an ARMv7-M processor, and is optional in ARMv6-M.

Note

Software can suppress hardware generation of the SysTick event, but ICSR.PENDSTSET and ICSR.PENDSTCLR are always available to software, see Interrupt Control State Register, ICSR on page B3-265.

Software can disable all external interrupts, and can set or clear the pending state of any interrupt. Interrupts other than PendSV can be set to the Pending state by hardware.

See Fault behavior on page B1-236 for a definitive list of all the possible causes of faults. ARMv6-M does not support run-time fault status register bits to identify the faults.
B1.5.2 Exception number definition

Each exception has an associated exception number as Table B1-3 shows.

<table>
<thead>
<tr>
<th>Exception number</th>
<th>Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Reset</td>
</tr>
<tr>
<td>2</td>
<td>NMI</td>
</tr>
<tr>
<td>3</td>
<td>HardFault</td>
</tr>
<tr>
<td>4-10</td>
<td>Reserved</td>
</tr>
<tr>
<td>11</td>
<td>SVCall</td>
</tr>
<tr>
<td>12-13</td>
<td>Reserved</td>
</tr>
<tr>
<td>14</td>
<td>PendSV</td>
</tr>
<tr>
<td>15</td>
<td>SysTick, optional</td>
</tr>
<tr>
<td>16</td>
<td>External Interrupt(0)</td>
</tr>
<tr>
<td>…</td>
<td>…</td>
</tr>
<tr>
<td>16 + N</td>
<td>External Interrupt(N)</td>
</tr>
</tbody>
</table>

B1.5.3 The vector table

The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The exception number, defined in Table B1-3, also defines the order of entries in the vector table, as Table B1-4 shows.

<table>
<thead>
<tr>
<th>Word offset in table</th>
<th>Description, for all pointer address values</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>SP_main. This is the reset value of the Main stack pointer.</td>
</tr>
</tbody>
</table>

Depending on the implementation, the vector table base is adjustable. The range of values that the VTOR can accept is IMPLEMENTATION DEFINED. Implementations not providing configurability of the table base provide a VTOR with RAZ/WI behavior. See Vector Table Offset Register, VTOR on page B3-267 for more information.
For implementations that do not support the VTOR register, the VTOR register space defined in ARMv7-M is reserved, RAZ/WI.

The table offset address that VTOR defines is 32-word aligned. Where more than 16 external interrupts are used, the offset word alignment must be increased to accommodate vectors for all the exceptions and interrupts supported and keep the required table size naturally aligned.

The entry at offset 0 is used to initialize the value for SP_main, see The SP registers on page B1-211. All other entries must have bit \([0]\) set to 1, because the bit defines the EPSR T-bit on exception entry, see Reset behavior on page B1-224 and Exception entry behavior on page B1-224 for details. On exception entry, if bit \([0]\) of the associated vector table entry is 0, execution of the first instruction causes a HardFault.

**B1.5.4 Exception priorities and preemption**

In the ARMv6-M priority model, lower numbers take precedence. That is, the lower the assigned priority value, the higher the priority level. The priority order for exceptions with the same priority level is fixed, and is determined by their exception number.

Reset, NMI, and HardFault execute at fixed priorities of -3, -2, and -1 respectively. Software can set the priority of all other exceptions using registers in the SCS. A reset clears these software-configured priority settings. Software-assigned priority values start at 0, so Reset, NMI, and HardFault always have higher priorities than any other exception.

When multiple pending exceptions have the same priority number, the pending exception with the lowest exception number takes precedence. When an exception is active, only an exception with a higher priority can preempt it.

ARMv6-M supports 2-bit priority fields, providing four priority levels.

--- Note ---

ARMv7-M supports 8-bit priority fields. The ARMv6-M 2-bit priority fields correspond to the most-significant two bits of the ARMv7-M priority fields

---

If software changes the priority of an exception when it is active or enabled, the effect is UNPREDICTABLE in ARMv6-M.

--- Note ---

The not enabled condition does not apply to the permanently enabled SVCall or PendSV exceptions. It applies to all cases where the configurable priority exception can be disabled in software.
Priority grouping

Priority grouping is a method of assigning a configurable number of the least significant priority bits so that they are ignored when determining the highest priority pending exception. The effect is to group the affected exceptions under a common priority defined by the remaining, most significant, priority bits. ARMv6-M does not support configurable priority grouping, meaning that all supported priority bits are always used for the group priority when detecting the highest pending exception.

When two pending exceptions have the same group priority, the lower pending exception number has priority over the higher pending number as part of the priority precedence rule.

The group priorities of Reset, NMI and HardFault are -3, -2, and -1 respectively.

Execution priority and priority boosting

The execution priority is defined as the highest priority determined from:

- the highest priority of all active exceptions
- the impact of PRIMASK and priority boosting.

Note

Changing the priority of an active exception is UNPREDICTABLE.

Setting the mask bit in the PRIMASK register to 1 raises the execution priority to 0. This prevents any exceptions with configurable priority from activating, except through the fault escalation mechanism, see Priority escalation on page B1-223. This affects WFI, see WFI on page A6-198.

Note

In ARMv6-M, Thread mode has an implicit priority of the lowest priority in the system. Thread mode executes when there are no pending or active exceptions.

The ExecutionPriority() pseudocode function defines the execution priority, where the ExceptionPriority[] array defines the priority of each exception.

```c
// ExecutionPriority()
// ===================
// Determine the current execution priority

bit ExceptionActive[*]; // Exception handler active state
// See TakeReset() for more information

integer ExecutionPriority()

    highestpri = 4;       // Priority of Thread mode with no active exceptions
    // The value is PriorityMax + 1 = 4
    // (configurable priority bit field is 2 bits)
    boostedpri = 4;       // Priority influence of PRIMASK
```

Note
for (i=2, i<48, i=i+1) ; IPSR values of the exception handlers
    if ExceptionActive[i] == '1' then
        if ExceptionPriority[i] < highestpri then
            highestpri = ExceptionPriority[i];
    
    if PRIMASK.PM == '1' then
        boostedpri = 0;
    
    if boostedpri < highestpri then
        priority = boostedpri;
    else
        priority = highestpri;
    
    return (priority);

// ExceptionPriority[], non-assignment form
// ========================================

integer ExceptionPriority[integer n]
    assert n >= 2 && n <= 48;
    if n == 2 then
        result = -2;                       // NMI
    elsif n == 1 then
        result = -1;                       // HardFault
    elsif n == 11 then
        result = UInt(SHPR2.PRI_11);       // SVCall
    elsif n == 14 then
        result = UInt(SHPR3.PRI_14);       // PendSV
    elsif n == 15 then
        result = UInt(SHPR3.PRI_15);       // SysTick
    elsif n >= 16 then
        r = (n - 16) DIV 4;
        v = n MOD 4;
        result = UInt(NVIC_IPR:r.PRI_N:v); // External interrupt (n-16)
    else
        result = 4;                        // Reserved exceptions
    
    return result;

Priority escalation

When the group priority of a supervisor call, SVCall, is lower than or equal to the currently executing group
priority, inhibiting normal preemption, a HardFault exception is taken. This is known as priority escalation.

--- Note ---

Priority escalation applies when the currently executing group priority is less than HardFault. If an
exception occurs at a currently executing group priority of HardFault or higher, the behavior is defined in
Unrecoverable exception cases on page B1-238.
A fault that is escalated to a HardFault retains the `ReturnAddress()` behavior of the original fault. See the pseudocode definition of `ReturnAddress()` in *Exception entry behavior* for more details. For the behavior of the affected exceptions occurring when the currently executing group priority is that of a HardFault or higher, see *Unrecoverable exception cases* on page B1-238.

### B1.5.5 Reset behavior

Asserting reset causes the processor to abandon the current execution state without saving it. On the deassertion of reset, all registers that have a defined reset value contain that value, and the processor performs the actions described by the `TakeReset()` pseudocode.

For global declarations see *Register-related definitions for pseudocode* on page B1-216.

```c
// TakeReset()
// ============

bit ExceptionActive[*];       // Conceptual array of 1-bit values for all exceptions
bits(32) vectortable = VTOR;
Mode CurrentMode;

TakeReset()
R[0..12] = bits(32) UNKNOWN;
SP_main = MemA[vectortable,4] & 0xFFFFFFFF;
SP_process = ((bits(30) UNKNOWN):'00');
LR = bits(32) UNKNOWN;       // Value must be initialised by software
CurrentMode = Mode_Thread;
APSR = bits(32) UNKNOWN;     // Flags UNPREDICTABLE from reset
IPSR<5:0> = 0x0;             // Exception number cleared at reset
PRIMASK.PM = '0';            // Priority mask cleared at reset
CONTROL.SPSEL = '0';        // Current stack is Main
CONTROL.nPRIV = '0';        // Thread is privileged
ResetSCSRegs();             // Catch-all function for System Control Space reset
ExceptionActive[*] = '0';   // All exceptions Inactive
ClearEventRegister();       // See WFE instruction for more information
start = MemA[vectortable+4,4]; // Load address of reset routine
BLXWritePC(start);          // Start execution of reset routine

ExceptionActive[*] is a conceptual array of active flag bits for all exceptions, meaning it has active flags for the fixed priority system exceptions, configurable priority system exceptions, and external interrupts. *Pseudocode details of the Wait For Event lock mechanism* on page B1-243 defines the `ClearEventRegister()` pseudocode function. `ResetSCSRegisters()` on page AppxE-407 defines the `ResetSCSRegisters()` pseudocode function.

### B1.5.6 Exception entry behavior

On preemption of the instruction stream, the hardware saves context state onto a stack pointed to by one of the SP registers, see *The SP registers* on page B1-211. The stack used depends on the mode of the processor at the time of the exception.

The stacked context supports the AAPCS. This means the exception handler can be an AAPCS-compliant procedure.
The ARMv6-M architecture uses a full-descending stack, where:

- when pushing context, the hardware decrements the stack pointer to the end of the new stack frame before it stores data onto the stack
- when popping context, the hardware reads the data from the stack frame and then increments the stack pointer.

When pushing context to the stack, the hardware saves eight 32-bit words, comprising xPSR, ReturnAddress, LR (R14), R12, R3, R2, R1, and R0

The ExceptionEntry() pseudocode function describes the exception entry behavior:

```
// ExceptionEntry()
// ================

// NOTE: PushStack() can abandon memory accesses if a fault occurs during the stacking sequence.
// Exception entry is modified according to the behavior of a derived exception.

PushStack();
ExceptionTaken(ExceptionType); // ExceptionType is encoded as its exception number
```

For global declarations see Register-related definitions for pseudocode on page B1-216.
For a definition of ExceptionActive[*] see Reset behavior on page B1-224.
For helper functions and procedures see Miscellaneous helper procedures and functions on page AppxE-406.

The definitions of the PushStack() and ExceptionTaken() pseudocode functions are:

```
// PushStack()
// ===========

PushStack()
```
if CONTROL.SPSEL == '0' then
    LR = 0xFFFFFFF9;
else
    LR = 0xFFFFFFFD;
return;

// ExceptionTaken()
// ================
ExceptionTaken(ExceptionNumber)
for n = 0 to 3
    R[n] = bits(32) UNKNOWN;                   // Original values pushed on stack
R[12] = bits(32) UNKNOWN;
APSR = bits(32) UNKNOWN;
CurrentMode = Mode_Handler;                    // Enter Handler Mode, now Privileged
IPSR<5:0> = ExceptionNumber;                   // Update IPSR to this exception
CONTROL.SPSEL = '0';                           // Current stack is now SP main
// CONTROL.nPRIV unchanged
ExceptionActive[ExceptionNumber] = '1';        // Set exception as being active
SCS_UpdateStatusRegs();                        // Update SCS registers
SetEventRegister();                            // See WFE instruction for details
InstructionSynchronizationBarrier();
start = MemA[vectortable+4*ExceptionNumber,4]; // Load handler address
BLXWritePC(start);                             // Start execution of handler

For the definition of SCS_UpdateStatusRegs() see SCS_UpdateStatusRegs() on page AppxE-408.

For more information about the registers with UNKNOWN values, see Exceptions on exception entry on page B1-232.

For updates to system status registers, see section System Control Space (SCS) on page B3-262.

ReturnAddress() is the address to which execution returns after the processor has handled the exception:

// ReturnAddress()
// ===============

ReturnAddress() returns the following values based on the exception cause
// NOTE: ReturnAddress() is always halfword aligned, meaning bit<0> is always zero

// Exception Type Address returned
// =============== ================
// NMI: Address of Next Instruction to be executed
// HardFault (precise): Address of the Instruction causing fault
// HardFault (imprecise): Address of Next Instruction to be executed
// SVC: Address of the Next Instruction after the SVC
// IRQ: Address of Next Instruction to be executed after an interrupt
Note

• IRQ behavior also applies to the SysTick and PendSV interrupts.

• Where the priority of an SVC call is escalated, this causes a HardFault with the ReturnAddress() as stipulated for the SVC related exception.

B1.5.7 Stack alignment on exception entry

The ARMv6-M architecture guarantees that all exceptions are entered with 8-byte stack alignment. However, because exceptions can occur on any instruction boundary, it is possible that the current stack pointer is not 8-byte aligned when an exception activates.

The AAPCS requires that the stack-pointer be 8-byte aligned on entry to a conforming function. Because exception handlers are normally written as AAPCS conforming functions, the system must ensure natural alignment of the stack for all arguments passed. The 8-byte alignment requirement is guaranteed in hardware in ARMv6-M.

Note

A function that conforms to the AAPCS must preserve the natural alignment of primitive data of size 1, 2, 4, or 8 bytes. Conforming code can rely on this alignment. Normally, to support unqualified reliance the stack pointer must be 8-byte aligned on entry to a conforming function. If a function is entered directly from an underlying execution environment, that environment must accept the stack alignment requirement to guarantee unconditionally that conforming code executes correctly in all circumstances.

Theory of operation

On an exception entry, the exception entry sequence ensures that the stack pointer in use before the exception entry has 8-byte alignment, by adjusting its alignment if necessary. When the processor pushes the PSR value to the stack it uses bit[9] of the stacked PSR value to indicate whether it realigned the stack.

Note

In normal operation, PSR[9] is reserved.

On an exception return, the processor uses the value of bit [9] of the PSR value popped from the stack to determine whether it must adjust the stack pointer alignment. This reverses any forced stack alignment performed on the exception entry.

B1.5.8 Exception return behavior

An exception return occurs when the processor is in Handler mode and one of the following instructions loads a value of 0xFXXXXXXX into the PC:

• POP that includes loading the PC
• BX with any register.
When used in this way, the processor intercepts the value written to the PC. This value is referred to as the EXC_RETURN value. In this EXC_RETURN value:

**Bits [31:28]** 0xF. This value identifies the value in a PC load as an EXC_RETURN value.

**Bits [27:4]** Reserved, SBOP. The effect of using a value with any bit in this field not set to 1 is UNPREDICTABLE.

**Bits [3:0]** Define the required exception return behavior, as Table B1-5 shows:

<table>
<thead>
<tr>
<th>EXC_RETURN</th>
<th>Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFFFFFFF1</td>
<td>Return to Handler Mode. Exception return gets state from the Main stack. On return execution uses the Main Stack.</td>
</tr>
<tr>
<td>0xFFFFFFF9</td>
<td>Return to Thread Mode. Exception return gets state from the Main stack. On return execution uses the Main Stack.</td>
</tr>
<tr>
<td>0xFFFFFFFD</td>
<td>Return to Thread Mode. Exception return gets state from the Process stack. On return execution uses the Process Stack.</td>
</tr>
<tr>
<td>Unused</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

**Note**

The effect of using any EXC_RETURN value not shown in Table B1-5 is UNPREDICTABLE.

If an EXC_RETURN value is loaded into the PC when in Thread mode, or from the vector table, or by any other instruction, the value is treated as an address, not as a special value. This address range is defined to have XN permissions, and therefore the attempted instruction execution results in a HardFault exception.

**Integrity checks on exception returns**

Exception return information might be inconsistent with the state of execution held in processor hardware, or inconsistent with other state stored by the exception mechanisms.

ARMv6-M supports only limited integrity checking on exception return, as described in this section.

The effect of using a reserved or inconsistent EXC_RETURN value is UNPREDICTABLE. However, ARM recommends that implementations document any cases that are guaranteed to cause a HardFault or a lockup situation as if those cases are IMPLEMENTATION DEFINED.
In the case of a memory fault when recovering the xPSR, if the EXC_RETURN value indicates that the exception return:

- must use the Main stack, SP_main, a lockup at HardFault priority occurs
- must use the Process stack, SP_process, a Pending HardFault exception is generated.

If the unstacked xPSR is inconsistent with either the EXC_RETURN value used, or with the current set of active exceptions, the result is UNPREDICTABLE. However, if the EXC_RETURN value indicates a return to Thread mode, and CONTROL.nPRIV is set to 1, the exception return must:

- perform all stack accesses as unprivileged accesses
- discard the IPSR value from the stacked xPSR, and set IPSR to 0.

**Exception return operation**

For global declarations see [Register-related definitions for pseudocode](#) on page B1-216.
For ExceptionTaken() see [Exception entry behavior](#) on page B1-224.
See [Reset behavior](#) on page B1-224 for a definition of ExceptionActive[*]. ExceptionActiveBitCount() is a pseudofunction that returns the number of bits set to '1' in the ExceptionActive[∗] array.
For helper functions and procedures see [Miscellaneous helper procedures and functions](#) on page AppxE-406.

The ExceptionReturn() pseudocode function describes the exception return operation:

```
// ExceptionReturn()
// ================

ExceptionReturn(bits(28) EXC_RETURN)
  assert CurrentMode == Mode_Handler;
  if !IsOnes(EXC_RETURN<27:4>) then UNPREDICTABLE;

  integer ReturningExceptionNumber = UInt(IPSR<5:0>);
  integer NestedActivation; // Used for Handler => Thread check when value == 1

  NestedActivation = ExceptionActiveBitCount(); // Number of active exceptions

  if ExceptionActive[ReturningExceptionNumber] == '0' then
    UNPREDICTABLE; // Returning from an inactive handler
  else
    case EXC_RETURN<3:0> of
      when '0001' // Return to Handler
        if NestedActivation == 1 then
          UNPREDICTABLE; // Return to Handler exception mismatch
        else
          frameptr = SP_main;
          CurrentMode = Mode_Handler;
          CONTROL.SPSEL = '0';
      when '1001' // Return to Thread using Main stack
        if NestedActivation != 1 then
          UNPREDICTABLE; // Return to Thread exception mismatch
        else
          frameptr = SP_main;
          CurrentMode = Mode_Thread;
```
CONTROL.SPSEL = '0';           // Return to Thread using Process stack
when '1101'                           // Return to Thread exception mismatch
if NestedActivation != 1 then
  UNPREDICTABLE;                // Return to Thread exception mismatch
else
  frameptr = SP_process;
  CurrentMode = Mode_Thread;
  CONTROL.SPSEL = '1';
  // Assigning CurrentMode to Mode_Thread causes a drop in privilege
  // if CONTROL.nPRIV is set to 1

otherwise
  UNPREDICTABLE;                // Illegal EXC_RETURN

DeActivate(ReturningExceptionNumber);
PopStack(frameptr);

if CurrentMode == Mode_Handler then
  if IPSR<5:0> == '000000' then
    UNPREDICTABLE;                // Return IPSR not consistent with mode
else
  if IPSR<5:0> != '000000' then
    UNPREDICTABLE;                // Return IPSR not consistent with mode

SetEventRegister()                        // See WFE instruction for more details
InstructionSynchronizationBarrier();

if CurrentMode == Mode_Thread && SCR.SLEEPONEXIT == '1' then
  SleepOnExit();                        // IMPLEMENTATION DEFINED

For the definition of ExceptionTaken() see Exception entry behavior on page B1-224. For ARMv6-M NestedActivation() is conceptual.

The definitions of the DeActivate() and PopStack() pseudo-functions are:

// DeActivate()
// ============
DeActivate(integer ReturningExceptionNumber)
ExceptionActive[ReturningExceptionNumber] = '0';
// PRIMASK unchanged on exception exit */
return;

// PopStack()
// ===========
PopStack(bits(32) frameptr)          // only stack locations, not the load order, are architected
R[0]  = MemA[frameptr+0x4,4];        // Stack accesses are performed as Unprivileged accesses if
R[1]  = MemA[frameptr+0x4,4];        // CONTROL<0>=='1' && EXC_RETURN<3>=='1' Privileged otherwise
R[2]  = MemA[frameptr+0x8,4];
R[3]  = MemA[frameptr+0xC,4];
R[12] = MemA[frameptr+0x10,4];
LR    = MemA[frameptr+0x14,4];
PC    = MemA[frameptr+0x18,4];       // UNPREDICTABLE if the new PC not halfword aligned
psr = MemA[frameptr+0x1C,4];
case EXC_RETURN<3:0> of
  when '0001' // Returning to Handler mode
      SP_main = (SP_main + 0x20) OR ZeroExtend(psr<9>:'00',32);
  when '1011' // Returning to Thread mode using Main stack
      SP_main = (SP_main + 0x20) OR ZeroExtend(psr<9>:'00',32);
  when '1101' // Returning to Thread mode using Process stack
      SP_process = (SP_process + 0x20) OR ZeroExtend(psr<9>:'00',32);
      APSR<31:28> = psr<31:28>;                  // Load valid APSR bits from memory
      force_thread = (CurrentMode == Mode_Thread && CONTROL.nPRIV == '1');
      IPSR<5:0> = if force_thread then '000000' else psr<5:0>;
                               // Load valid IPSR bits from memory
      EPSR<24> = psr<24>;                        // Load valid EPSR bits from memory
  return;

SleepOnExit() behavior is controlled by the SLEEPONEXIT bit in the System Control Register, see Power management on page B1-240.

--- Note ---

On an exception return to Thread mode, it is IMPLEMENTATION DEFINED:

- whether the exception return implements any SleepOnExit() behavior
- where in the exception return process the implementation performs any supported SleepOnExit() behavior.

--- Compatibility ---

An operating system might avoid saving and restoring the LR when switching between different processes in Thread mode if it knows that the EXC_RETURN value is the same for the two processes. This provides a small improvement in context switch time, but at the cost of future compatibility. ARM does not guarantee that future revisions of the ARMv6-M architecture will support this software optimization, and recommends for future compatibility that the R14 value is always saved and restored as part of a context switch.

**B1.5.9 Exceptions in single-word load operations**

To support instruction replay, single-word load instructions must not update the destination register when a fault occurs during execution. For example, this means the following instruction can be replayed:

LDR R0, [R2, R0];

**B1.5.10 Exceptions in Load Multiple and Store Multiple operations**

In ARMv6-M, it is IMPLEMENTATION DEFINED whether interrupts are taken during the execution of the multi-word instructions LDM, STM, PUSH and POP. If an interrupt is taken during a multi-word instruction, the instruction is abandoned, and if the return from the interrupt re-executes the instruction, the multi-word instruction is restarted. In the same way, if a precise HardFault occurs during the execution of a multi-word instruction, the instruction is abandoned, and if the return from the exception re-executes the instruction, the
multi-word instruction is restarted. In all cases, instructions that are restarted perform all the memory accesses specified by the instruction, repeating memory accesses performed by the original execution of the instruction before it was abandoned.

To support instruction replay, the LDM, STM, PUSH and POP instructions must restore the base register if the instruction is abandoned.

——— Note ————
Because interrupts might be taken during the execution of multi-word instructions, these instructions must not be used to access regions of memory if it is unacceptable to repeat a memory access, see Device memory on page A3-52 and Strongly-ordered memory on page A3-53.

Load multiple and PC in load list

For the ARM architecture in general, the case of LDM with PC in the register list is defined as unordered, meaning the registers can be loaded in a different order to that implied by the register list. The usual use is to load the PC first, described as loading the PC early.

For ARMv6-M, if the processor loads the PC early, before taking an exception, it must restore the PC, so that the return address from the exception is to the LDM instruction address. The processor then loads the new PC value again when it restarts executing the LDM instruction.

B1.5.11 Exceptions on exception entry

During exception entry other exceptions can occur, either because of a fault on an operation involved in exception entry, or because of the arrival of an asynchronous exception, an interrupt, that is of higher priority than the current exception entry sequence.

Late-arriving exceptions

The ARMv6-M architecture does not specify the point during an exception entry at which the processor recognizes the arrival of an asynchronous exception. However, to support very low interrupt latencies, the architecture permits a high priority interrupt that arrives during an exception entry to activate during that exception entry sequence, without causing the entry sequence to repeat.

When the processor takes an asynchronous interrupt during the exception entry sequence, the exception that caused the exception entry sequence is known as the original exception. The exception caused by the interrupt is known as the late-arriving exception.

In this case, the exception entry sequence started by the original exception can be used by the late-arriving exception. The processor takes the original exception after returning from the late-arriving exception. This is referred to as late-arrival preemption.

For a late arrival preemption, the processor enters the handler for the late-arriving exception, which becomes active. The original exception remains in the pending state.

A late-arriving exception can be an interrupt, a fault, or a supervisor call.
It is IMPLEMENTATION DEFINED what conditions, if any, cause late arrival preemption. Late arrival preemption occurs only when the late-arriving exception is of higher priority than the original exception. If an implementation supports late arriving exceptions, the LateArrival() pseudocode amends the ExceptionType argument used in ExceptionTaken(), as follows:

```c
// LateArrival()
// =============

LateArrival()

// xEpriority: the lower the value, the higher the priority
integer OEpriority; // original exception group priority
integer LAEpriority; // late-arriving exception group priority
integer OEnumber;   // ExceptionNumber for OE
integer LAEnumber;  // ExceptionNumber for LAE

if (LAEpriority < OEpriority) then
    ExceptionTaken(LAEnumber); // late-arriving exception taken
else
    ExceptionTaken(OEnumber);  // original exception taken
```

### Derived exceptions on exception entry

Where an exception entry sequence itself causes a fault, the exception that caused the exception entry sequence is known as the original exception. The fault that is caused by the exception entry sequence is known as the derived exception. The code stream that was running at the time of the original exception is known as the preempted code, and the execution priority of that code is the preempted priority.

The following HardFault faults can occur as derived exceptions during exception entry:
- a memory fault on the writes to the stack memory as part of the exception entry
- a memory fault on reading the vector for exception entry.

If the preempted group priority is lower than HardFault, the HardFault exception is set to Pending and the exception taken in accordance with the prioritization rules for pending exceptions. In this case, it is permissible for the HardFault exception to be treated as a late-arrival exception. If the preempted group priority is a HardFault, that is, it has a priority value of -1, a lockup occurs. See Unrecoverable exception cases on page B1-238.

Derived exceptions that occur during an NMI entry sequence, that is, having a group priority value of -2, cannot cause preemption.

### B1.5.12 Exceptions on exception return, and tail-chaining exceptions

During exception return, other exceptions can affect behavior, either because of a fault on the operations performed during exception return, or because of an asynchronous exception that is of higher priority than the priority level that the exception return is returning to. The asynchronous exception might be already pending or might arrive during the exception return.
The Exception Return Link describes the target of the exception return. The target priority is the higher of:
• the priority of the highest priority active exception, excluding the exception being returned from
• the boosted priority set by the PRIMASK register.

Where the recognition of interrupts during an exception return is not supported, a HardFault caused by the exception return is the only exception that can occur at this time.

**Derived exceptions on exception return**

Where an exception return sequence causes a fault exception, the exception caused by the exception return sequence is known as the derived exception.

During an exception return, a memory fault on the reads from the stack memory cause a HardFault derived exception. The restored state including the target priority can not be guaranteed, meaning that either a HardFault exception is taken or Lockup occurs, see *Unrecoverable exception cases* on page B1-238.

**Tail-chaining**

Tail-chaining is the optimization of an exception return and an exception entry sequence by removing the load and store of the key context state.

An implementation can use tail-chaining in the following cases:
• To handle a derived exception.
• As an optimization to improve interrupt response when there is a pending exception with a higher priority than the target priority. In this case, the processor takes the Pending exception immediately on exception return, and tail-chaining optimizes the exception return and entry sequence.

In the tail-chaining optimization, the processor combines the exception return and exception entry sequences to form the sequence described by the TailChain() pseudocode function, in which ReturningExceptionNumber is the number of the exception being returned from, and ExceptionNumber is the number of the exception being entered by tail-chaining. EXC_RETURN is the EXC_RETURN value that started the original exception return.

For a definition of ExceptionTaken() see *Exception entry behavior* on page B1-224.
For a definition of DeActivate() see *Exception return behavior* on page B1-227.

```c
// TailChain()
// ===========

TailChain(bits(28) EXC_RETURN)
  assert CurrentMode == Mode_Handler;
  if !IsOnes(EXC_RETURN<27:4>) then UNPREDICTABLE;

  integer ReturningExceptionNumber = UInt(IPSR<5:0>);
  LR = 0xF0000000 + EXC_RETURN;
  DeActivate(ReturningExceptionNumber);
  ExceptionTaken(ExceptionNumber);
```
--- Note ---

- The TailChain() pseudocode defines the minimum required behavior on tail-chaining an exception.
- It is IMPLEMENTATION DEFINED how far into an exception return sequence tail-chaining can be performed. For example, an implementation might permit tail-chaining after some loads from a PopStack() operation have been performed, but is not required to do so.

Use of tail-chaining as an optimization for pending exceptions

If there are pending exceptions with sufficient priority to be taken immediately after an exception, using tail-chaining to optimize the exception return can prevent many derived exceptions from occurring. If tail-chaining is not used, the processor takes any derived exception when it returns from the pending exception.

Late arrival preemption and tail-chaining during exception returns

The ARMv6-M architecture does not specify the point at which the processor recognizes any asynchronous exception that arrives during an exception. If the processor recognizes a new exception while it is tail-chaining another exception, and the new exception has higher priority than the exception being tail-chained, then the processor can, instead, take the new exception, using late-arrival preemption. It is IMPLEMENTATION DEFINED what conditions, if any, lead to late arrival preemption.

Late-arrival preemption can occur during a tail-chaining optimization of a derived exception on an exception return. The processor marks the derived exception as pending when it takes a new exception because of late-arrival preemption of the derived exception by the new exception.

B1.5.13 Exception status and control

The System Control Block is in the SCS, see Interrupt Control State Register, ICSR on page B3-265, and provides the register support required to manage the exception model. These registers are grouped as follows:

- general system configuration, status and control, using the following registers:
  - ICSR, see Interrupt Control State Register, ICSR on page B3-265
  - AIRCR, see Application Interrupt and Reset Control Register, AIRCR on page B3-268
  - SHPRs, see System Handler Priority Register 2, SHPR2 on page B3-272, and System Handler Priority Register 3, SHPR3 on page B3-273
- SysTick support, if implemented, see The system timer, SysTick on page B3-275
- NVIC support, see Nested Vectored Interrupt Controller, NVIC on page B3-281

For ARMv6-M, support of the following is fixed in hardware with no programming interface:

- stack alignment, see Stack alignment on exception entry on page B1-227
- unaligned access trapping, see Alignment support on page A3-43
Using the ICSR, see Interrupt Control State Register, ICSR on page B3-265, software can:
- set the NMI, SysTick and PendSV exceptions to the pending state
- clear the pending state of the SysTick and PendSV exceptions
- find status information for any pending or active exceptions.

Using the AICR, see Application Interrupt and Reset Control Register, AICR on page B3-268, software can:
- read the endianness used for data accesses, see Controlling endianness in ARMv6-M on page A3-45
- initiate a reset, see Reset management on page B1-240.

Using the SHPRs, see System Handler Priority Register 2, SHPR2 on page B3-272 and System Handler Priority Register 3, SHPR3 on page B3-273, software can provide the ability to program the priority of SVCallee, SysTick, and PendSV exceptions.

Using the NVIC registers, see NVIC register support in the SCS on page B3-283, software can perform the following functions for external interrupts:
- enable or disable
- set or clear the pending state
- program the priority.

Note: An interrupt can become pending when it is disabled. Enabling an interrupt means a pending interrupt can activate.

B1.5.14 Fault behavior

Under the ARMv6-M exception priority scheme, a processor handles a precise fault in one of the following ways:
- by taking a HardFault exception
- by using the Lockup mechanism in the case of a fault arising while executing a HardFault or NMI, see Unrecoverable exception cases on page B1-238.

In ARMv6-M, faults are considered fatal. The only fault status information provided on entry to the HardFault handler is the EXC_RETURN value, that indicates whether the fault originated from Thread or Handler mode. The fault handler returns according to the rules defined in ReturnAddress(), see Exception entry behavior on page B1-224 for details.
Table B1-6 lists all faults. The information provided includes the cause and exception taken.

<table>
<thead>
<tr>
<th>Fault Cause</th>
<th>Fault exception</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector Read error</td>
<td>HardFault</td>
<td>Bus error returned when reading the vector table entry.</td>
</tr>
<tr>
<td>Fault escalation, see Priority escalation on page B1-223 for more information.</td>
<td>HardFault</td>
<td>An SVCAll occurred, and the handler group priority is lower or equal to the execution group priority.</td>
</tr>
<tr>
<td>Memory fault on exception entry stack memory operations</td>
<td>HardFault</td>
<td>Bus error resulting from failure when saving context through hardware.</td>
</tr>
<tr>
<td>Memory fault on exception return stack memory operations</td>
<td>HardFault</td>
<td>Bus error resulting from failure when restoring context through hardware.</td>
</tr>
<tr>
<td>Memory fault on instruction access, precise</td>
<td>HardFault</td>
<td>Bus error on an instruction fetch or attempt to execute from memory marked as XN.</td>
</tr>
<tr>
<td>Precise error on data access</td>
<td>HardFault</td>
<td>Precise bus error because of an explicit memory access.</td>
</tr>
<tr>
<td>Imprecise error on data access</td>
<td>HardFault</td>
<td>Imprecise bus error because of an explicit memory access.</td>
</tr>
<tr>
<td>Undefined Instruction</td>
<td>HardFault</td>
<td>Unknown instruction.</td>
</tr>
<tr>
<td>Attempt to execute an instruction when EPSR.T==0</td>
<td>HardFault</td>
<td>Attempt to execute in an invalid EPSR state, for example after a BX type instruction has changed state. This includes state change after entry to or return from exception, or return from inter-working instructions.</td>
</tr>
<tr>
<td>Unaligned load or store</td>
<td>HardFault</td>
<td>This occurs when any load-store instruction attempts to access a non-aligned location.</td>
</tr>
<tr>
<td>MPU illegal memory access</td>
<td>HardFault</td>
<td>Permission fault resulting from memory access not matching all access conditions of a region address match.</td>
</tr>
<tr>
<td>MPU illegal instruction execution</td>
<td>HardFault</td>
<td>Attempt to execute illegal instruction from memory marked as XN.</td>
</tr>
<tr>
<td>PPB unprivileged access</td>
<td>HardFault</td>
<td>Unprivileged accesses to the PPB generate a HardFault error, and PPB access is not permitted.</td>
</tr>
</tbody>
</table>

See Chapter C1 ARMv6-M Debug for information about debug related faults.
Fault status and address information

The ARMv6-M SCS includes fault status associated with debug only, in the DFSR. See Debug Fault Status Register, DFSR on page C1-330 for more information.

B1.5.15 Unrecoverable exception cases

The ARMv6-M and ARMv7-M architecture generally assumes that when the processor is running at priority -1 or higher, any fault or supervisor call that occurs is entirely unexpected and fatal. While ARMv6-M does not provide fault status information to the HardFault handler, it does permit the handler to perform an exception return and continue execution, in cases where software has the ability to recover from the fault situation.

The standard exception entry mechanism does not apply where a fault or supervisor call occurs at a priority of -1 or higher. ARMv7-M requires the processor to handle most of these cases using a Lockup mechanism, otherwise the condition becomes pending or is ignored. ARMv6-M uses Lockup in all its supported cases. Lockup means the processor suspends normal instruction execution and enters Lockup state. When in Lockup state:

• the processor appears to repeatedly attempt executing instructions from the fixed address 0xFFFFFFFE
• the address 0xFFFFFFFE is marked as XN, resulting in a further Lockup instruction that keeps the processor in Lockup state.

--- Note

Lockup addresses shown as 0xFFFFFFFE are sometimes described as lockups at address 0xFFFFFFFF. This is because any instruction fetch is halfword aligned, and therefore addresses 0xFFFFFFFE and 0xFFFFFFFF are equivalent.

---

ARM strongly recommends that implementations provide an external signal that indicates that the processor is in Lockup state, so that an external mechanism can react.

A processor can exit Lockup state in the following ways:

• If locked up at priority -1 and an NMI exception occurs, the NMI is activated as normal. The NMI return link is the address used for the Lockup state.

• A System reset occurs. This exits Lockup state and resets the system as normal.

• A halt command from a halt mode debug agent is issued. The processor enters Debug state with the PC set to the same value that is used for the Lockup state. See Table B1-7 on page B1-239 for more information.

Table B1-7 on page B1-239 outlines the behavior of all Lockup conditions.
## Table B1-7 Lockup conditions

<table>
<thead>
<tr>
<th>Fault cause</th>
<th>Occurrence</th>
<th>Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>VECTABLE read error at reset</td>
<td>Cannot read vector table for SP or PC at reset</td>
<td>Lockup at priority -1</td>
</tr>
<tr>
<td>VECTABLE read error on NMI entry</td>
<td>Cannot read NMI vector</td>
<td>Lockup at priority -2</td>
</tr>
<tr>
<td>VECTABLE read error on HardFault entry</td>
<td>Cannot read HardFault vector</td>
<td>Lockup at priority -1</td>
</tr>
<tr>
<td>Memory Fault, Instruction</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
<tr>
<td>Memory Fault, Imprecise Data</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
<tr>
<td>Memory Fault, Precise Data</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
<tr>
<td>Memory Fault, STKERR on NMI entry</td>
<td>Priority before NMI was -1, HardFault.</td>
<td>Lockup at priority -1 or -2 IMPLEMENTATION DEFINED</td>
</tr>
<tr>
<td>Memory Fault, UNSTKERR</td>
<td>Unstacking fault</td>
<td>Lockup at priority -1 or -2 or HardFault exception^a</td>
</tr>
<tr>
<td>SVC^b</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
<tr>
<td>Usage Fault</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
<tr>
<td>Undefined instruction</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
<tr>
<td>Breakpoint^c</td>
<td>Priority -1 or -2</td>
<td>Lockup at priority of occurrence</td>
</tr>
</tbody>
</table>

^a. The behavior depends on the restored state. See *Integrity checks on exception returns* on page B1-228 for more information.

^b. At priority -1 or -2, SVC is treated as an UNDEFINED instruction.

^c. BKPT instruction when DHCSR.C_DEBUGEN is set to 0.
B1.5.16 Reset management

In ARMv6-M, the AIRCR provides a mechanism for a system reset, see Application Interrupt and Reset Control Register, AIRCR on page B3-268. Setting the AIRCR.SYSRESETREQ control bit to 1 requests a reset by an external system resource. The system components that are reset by this request are IMPLEMENTATION DEFINED. A Local reset is required as part of a system reset request.

Setting the SYSRESETREQ bit to 1 does not guarantee that the reset takes place immediately. A typical code sequence to synchronize reset following a write to the relevant control bit is:

```
DSB;
Loop B    Loop;
```

Reset and debug

Debug logic in ARMv6-M is only present when the Debug Extension is implemented and its reset policy is IMPLEMENTATION DEFINED, as described in Debug and reset on page C1-323.

B1.5.17 Power management

ARMv6-M supports the use of Wait for Interrupt (WFI) and Wait for Event (WFE) instructions as part of system power management:

Wait for Interrupt provides a mechanism for hardware support of entry to one or more sleep states. Hardware can suspend execution until a wakeup event occurs. The levels of power saving and associated wakeup latency when execution is suspended, are IMPLEMENTATION DEFINED

Wait for Event provides a mechanism for software to suspend program execution until a wakeup condition occurs with minimal or no impact on wakeup latency. Wait for Event provides some freedom for hardware to instigate power saving measures. Both WFI and WFE are hint instructions that might have no effect on program execution. Normally, they are used in software idle loops that resume program execution only after an interrupt or event of interest occurs.

Note

Code using WFE and WFI must handle any spurious wakeup events caused by a debug halt or other IMPLEMENTATION DEFINED reasons. ARMv6-M permits both WFI and WFE to be implemented as NOP.

For more information, see:

• Wait For Event and Send Event on page B1-241
• Wait For Interrupt on page B1-243.
Where a processor implements power management, the System Control Register provides control and configuration of those features, see System Control Register, SCR on page B3-269. The following SCR bits control power-management functions:

**SEVONPEND**

Configures interrupt transitions from inactive to pending state as wakeup events. This configuration means the system can use a masked interrupt as the wakeup event from WFE power-saving.

**SLEEPONEXIT**

Enables sleep-on-exit operation, if implemented. This configuration means that, on an exception return, if no exception other than the returning exception is active, the processor suspends execution without returning from the exception. Subsequently, when another exception becomes active, the processor can tail-chain that exception, see Tail-chaining on page B1-234.

Whether a processor supports sleep-on-exit functionality, and all aspects of sleep-on-exit behavior specified in this manual, is IMPLEMENTATION DEFINED.

When a processor enters sleep mode because of the sleep-on-exit functionality, the wakeup events are identical to those for WFI.

A processor can exit the suspended state spuriously. ARM recommends that any software that uses the sleep-on-exit feature is written to handle spurious wakeup events and the exception return to Thread mode that these spurious events cause.

**SLEEPDEEP**

Selects between different levels of sleep. When this bit is set to 1, it indicates that the wakeup time from sleep state might be longer than it is when the bit set to 0. Typically, the system can use this value to determine whether it can suspend a PLL or other clock generator. The exact behavior is IMPLEMENTATION DEFINED.

### B1.5.18 Wait For Event and Send Event

ARMv6-M can support software-based synchronization to system events using the SEV and WFE hint instructions. Software can:

- use the WFE instruction to indicate that it is able to suspend execution of a process or thread until an event occurs, permitting hardware to enter a low power state.

- rely on a mechanism that is transparent to software and provides low latency wakeup.

The Wait For Event mechanism relies on hardware and software working together to achieve energy saving. For example, stalling execution of a processor until a device or another processor has set a flag:

- the hardware provides the mechanism to enter the Wait For Event low-power state
- software enters a polling loop to determine when the flag is set:
  - the polling processor issues a Wait For Event instruction as part of a polling loop if the flag is clear
— an event is generated (hardware interrupt or Send Event instruction from another processor) when the flag is set.

The mechanism depends on the interaction of:
- WFE wake-up events, see WFE wake-up events
- the Event Register, see The Event Register
- the Send Event instruction, see The Send Event instruction
- the Wait For Event instruction, see The Wait For Event instruction.

WFE wake-up events

The following events are WFE wake-up events:
- the execution of an SEV instruction on any other processor in a multiprocessor system
- any exception entering the pending state if SEVONPEND in the System Control Register is set to 1
- an asynchronous exception at a priority that preempts any currently active exceptions
- a debug event with debug enabled.

The Event Register

The Event Register is a single bit register for each processor in a multiprocessor system. When set, an Event Register indicates that an event has occurred, since the register was last cleared, that might prevent the processor having to suspend operation on issuing a WFE instruction. The following conditions apply to the Event Register:
- A reset clears the Event Register.
- Any WFE wakeup event, or the execution of an exception return instruction, sets the Event Register. For the definition of exception return instructions see Exception return behavior on page B1-227.
- A WFE instruction clears the Event Register.
- Software cannot read or write the value of the Event Register directly.

The Send Event instruction

The Send Event instruction, see SEV on page A6-174, causes an event to be signaled to all processors in a multiprocessor system. The mechanism used to signal the event to the processors is IMPLEMENTATION DEFINED. The Send Event instruction generates a wakeup event.

The Send Event instruction is available to both unprivileged and privileged code.

The Wait For Event instruction

The action of the Wait For Event instruction, see WFE on page A6-197, depends on the state of the Event Register:
- If the Event Register is set, the instruction clears the register and returns immediately.
• If the Event Register is clear the processor can suspend execution and enter a low-power state. It can remain in that state until the processor detects a WFE wakeup event or a reset. When the processor detects a WFE wakeup event, or earlier if the implementation chooses, the WFE instruction completes.

The Wait For Event instruction, `WFE`, is available to both unprivileged and privileged code.

WFE wakeup events can occur before a `WFE` instruction is issued. Software using the Wait For Event mechanism must tolerate spurious wake-up events, including multiple wakeups.

**Pseudocode details of the Wait For Event lock mechanism**

The `SetEventRegister()` pseudocode procedure sets the processor Event Register.

The `ClearEventRegister()` pseudocode procedure clears the processor Event Register.

The `EventRegistered()` pseudocode function returns TRUE if the processor Event Register is set and FALSE if it is clear:

```pseudocode
boolean EventRegistered()
```

The `WaitForEvent()` pseudocode procedure optionally suspends execution until a WFE wake-up event or reset occurs, or until some earlier time if the implementation chooses. It is IMPLEMENTATION DEFINED whether restarting execution after the period of suspension causes a `ClearEventRegister()` to occur.

The `SendEvent()` pseudocode procedure sets the Event Register of every processor in a multiprocessor system.

**B1.5.19 Wait For Interrupt**

The ARMv6-M architecture supports Wait For Interrupt through the hint instruction, `WFI`. For more information, see `WFI` on page A6-198.

When a processor issues a `WFI` instruction it can suspend execution and enter a low-power state. It can remain in that state until the processor detects one of the following `WFI` wake-up events:

• A reset.
• An asynchronous exception at a priority that, if PRIMASK.PM was set to 0, would preempt any currently active exceptions.

--- **Note** ---

If PRIMASK.PM is set to 1, an asynchronous exception that has a higher group priority than any active exception results in a `WFI` instruction exit. If the group priority of the exception is less than or equal to the execution group priority, the exception is ignored.

---

• If debug is enabled, a debug event.
• An IMPLEMENTATION DEFINED WFI wakeup event.

The `WFI` instruction completes when the hardware detects a WFI wake-up event, or earlier if the implementation chooses.

The processor recognizes WFI wake-up events only after issuing the `WFI` instruction.
Note

Because debug entry is one of the WFI wake-up events, ARM recommends that software uses Wait For Interrupt as part of an idle loop rather than waiting for a single specific interrupt event to occur and then moving forward. This ensures the intervention of debug while waiting does not significantly change the operation of the program being debugged.

Using WFI to indicate an idle state on bus interfaces

A common implementation practice is to complete any entry into power-down routines with a WFI instruction. Typically, the WFI instruction:

1. Forces the suspension of execution, and of all associated bus activity
2. Ceases to execute instructions from the processor.

The control logic required to do this typically tracks the activity of the bus interfaces of the processor. This means it can signal to an external power controller that there is no ongoing bus activity.

The exact nature of this interface is IMPLEMENTATION DEFINED, but the use of Wait For Interrupt as the only architecturally-defined mechanism that completely suspends execution makes it very suitable as the preferred power-down entry mechanism.

Pseudocode details of Wait For Interrupt

The WaitForInterrupt() pseudocode procedure optionally suspends execution until a WFI wake-up event or reset occurs, or until some earlier time if the implementation chooses.
Chapter B2
System Memory Model

This chapter provides pseudocode that describes the ARMv6-M memory model. It contains the following sections:

- *About the system memory model* on page B2-246
- *Declarations and support functions* on page B2-247
- *Memory accesses* on page B2-251
- *Control of the endianness model in ARMv6-M* on page B2-254
- *Barrier support for system correctness* on page B2-255.
B2.1 About the system memory model

The pseudocode described in this chapter is associated with explicit memory accesses. Implicit accesses can occur because of instruction prefetching in hardware or on exception entry and return.

The pseudocode usage hierarchy is as follows:

• instructions that require a memory access use the helper functions MemA[] or MemU[]
• the access is governed by whether the access is a read or write, its address alignment, data endianness and memory attributes
• memory attributes are determined from the default system address map as defined in The system address map on page B3-258.

The pseudocode is broken down into the following subsections:

• declarations and general supporting functions
• memory access support.

The ARMv6-M memory model is compatible with other ARMv6 and ARMv7 architecture variants. Endian configuration and support is described in Control of the endianness model in ARMv6-M on page B2-254. To ensure system correctness, barrier instructions are required to provide certain guarantees around accesses to key resources in the SCS as described in Barrier support for system correctness on page B2-255.
B2.2 Declarations and support functions

For global declarations see Register-related definitions for pseudocode on page B1-216.
For a list of helper functions and procedures see Miscellaneous helper procedures and functions on page AppxE-406.

Declarations are as follows:

// The following are global declarations for memory access attributes:

boolean iswrite;    // TRUE for memory stores, FALSE for load accesses
boolean ispriv;     // TRUE if the access is privileged, FALSE if unprivileged
boolean isinstrfetch; // TRUE if the memory access is associated with an instruction fetch

General support functions are as follows:

// FindPriv()
// =========
boolean FindPriv()
return CurrentModeIsPrivileged();

// IsAligned()
// = = = = = = = = =

boolean IsAligned(bits(32) address, integer size)
assert size IN {1,2,4};                 // for ARMv6-M size must be one of 1,2,4
mask = (size-1)<31:0>;                  // integer to bit string conversion
return IsZero(address AND mask);

// BigEndianReverse()
// =================

bits(8*N) BigEndianReverse (bits(8*N) value, integer N)
assert N == 1 || N == 2 || N == 4;
b bits(8*N) result;
case N of
when 1
  result<7:0> = value<7:0>;
when 2
  result<15:8> = value<7:0>;
  result<7:0> = value<15:8>;
when 4
  result<31:24> = value<7:0>;
  result<23:16> = value<15:8>;
  result<15:8> = value<23:16>;
  result<7:0> = value<31:24>;
return result;
### B2.2.1 Definition and mapping of memory attributes and permissions

The following pseudocode defines the selection of memory attributes and permissions for the ARMv6-M address map.

```plaintext
// Types of memory

enumeration MemType {MemType_Normal, MemType_Device, MemType_StronglyOrdered};

// Memory attributes descriptor

type MemoryAttributes is (MemType type,
    bits(2) innerattrs,  // '00' = Non-cacheable; '01' = WBWA; '10' = WT; '11' = WbnWA
    bits(2) outerattrs,  // '00' = Non-cacheable; '01' = WBWA; '10' = WT; '11' = WbnWA
    boolean shareable)

// Descriptor used to access the underlying memory array

type AddressDescriptor is (MemoryAttributes memattrs,
    bits(32)         physicaladdress)

// Access permissions descriptor

type Permissions is (bits(3) ap,   // Access Permission bits
    bit     xn    // Execute Never bit
)

// DefaultMemoryAttributes()

// DefaultMemoryAttributes(bits(32) address)

MemoryAttributes memattrs;

case address<31:29> of
    when '000'
        memattrs.type = MemType_Normal;
        memattrs.innerattrs = '10';
        memattrs.shareable = FALSE;
    when '001'
        memattrs.type = MemType_Normal;
        memattrs.innerattrs = '01';
        memattrs.shareable = FALSE;
    when '010'
        memattrs.type = MemType_Device;
        memattrs.innerattrs = '00';
        memattrs.shareable = FALSE;
    when '011'
        memattrs.type = MemType_Normal;
```
memattrs.innerattrs = '01';
memattrs.shareable = FALSE;
when '100'
memattrs.type = MemType_Normal;
memattrs.innerattrs = '10';
memattrs.shareable = FALSE;
when '101'
memattrs.type = MemType_Device;
memattrs.innerattrs = '00';
memattrs.shareable = TRUE;
when '110'
memattrs.type = MemType_Device;
memattrs.innerattrs = '00';
memattrs.shareable = FALSE;
when '111'
if address<28:20> == '00000000' then
memattrs.type = MemType_StronglyOrdered;
memattrs.innerattrs = '00';
memattrs.shareable = TRUE;
else
memattrs.type = MemType_Device;
memattrs.innerattrs = '00';
memattrs.shareable = FALSE;
// Outer attributes are the same as the inner attributes in all cases.
memattrs.outerattrs = memattrs.innerattrs;

return memattrs;

// DefaultPermissions
// ==============

Permissions DefaultPermissions(bits(32) address)

Permissions perms;
perms.ap = '011';
case address<31:29> of
when '000'
perms.xn = FALSE;
when '001'
perms.xn = FALSE;
when '010'
perms.xn = TRUE;
when '011'
perms.xn = FALSE;
when '100'
perms.xn = TRUE;
when '101'
perms.xn = TRUE;
when '110'
perms.xn = TRUE;
when '111'
perms.xn = TRUE;

return perms;
B2.3 Memory accesses

The pseudocode used to describe the operation of load and store instructions is defined in terms of unaligned accesses. The underlying structure determines the alignment behavior for cases where an aligned address must be used. ARMv6-M only supports aligned memory accesses that comply to the MemA[] pseudocode function. This is equivalent to supporting aligned accesses only in other architecture variants, for example by:

- setting the CCR.UNALIGN_TRP bit in an ARMv7-M implementation
- setting the SCTLR.A bit in an ARMv7-A or ARMv7-R implementation.

The MemU[] pseudocode function for unaligned memory accesses is defined as equivalent to the MemA[] function.

B2.3.1 The _Mem[] function

The _Mem[] function performs single-copy atomic, aligned, little-endian memory accesses to the underlying physical memory array of bytes:

```
bits(8*size) _Mem[AddressDescriptor memaddrdesc, integer size]           // non-assignment form
assert size == 1 || size == 2 || size == 4;

_Mem[AddressDescriptor memaddrdesc, integer size] = bits(8*size) value   // assignment form
assert size == 1 || size == 2 || size == 4;
```

The function addresses the array using a 32-bit physical address supplied in memaddrdesc.physicaladdress.

For ARMv6-M, the $2^{32}$ byte address space complies with the system address map restrictions, as defined in The system address map on page B3-258.

The attributes within memaddrdesc.memattrs are used by the memory system to determine caching and ordering behaviors as described in Memory types and attributes and the memory order model on page A3-48 and Access rights on page A3-56.

B2.3.2 The MemA[] and MemU[] functions

For definitions of pseudocode functions used in the MemA[] and MemU[] function definitions, see:

- Miscellaneous helper procedures and functions on page AppxE-406 for BigEndianReverse() and IsAligned()
- Exception entry behavior on page B1-224 for ExceptionTaken()
- MPU pseudocode on page B3-290 for ValidateAddress()
- The _Mem[] function for Mem[].

```
// MemA[] non-assignment form used for memory reads
// ===================================================

bits(8*size) MemA[bits(32) address, integer size]
bits(8*size) value;
```

// check alignment
if !IsAligned(address, size) then
  ExceptionTaken(HardFault);
  memaddrdesc = ValidateAddress(address, FindPriv(), FALSE, FALSE);
  value = _Mem[memaddrdesc, size];
  if AIRCR.ENDIANESS == '1' then
    value = BigEndianReverse(value, size);
  return value;

// MemA[] assignment form used for memory writes
// ==========================================================================
MemA[bits(32) address, integer size] = bits(8*size) value

// check alignment
//
if !IsAligned(address, size) then
  ExceptionTaken(HardFault);
  memaddrdesc = ValidateAddress(address, FindPriv(), TRUE, FALSE);
  if (memaddrdesc.memattrs.shareable == '1') then
    ClearExclusiveByAddress(memaddrdesc.physicaladdress, ProcessorID(), size); // see Note
  if AIRCR.ENDIANESS == '1' then
    value = BigEndianReverse(value, size);
  _Mem[memaddrdesc, size] = value;

// Note: ARMv6-M does not support exclusive access. This function activates to clear a global
//       monitor where the fabric and other agents support exclusive accesses, otherwise it is a
//       null function.

// MemU[] non-assignment form, used for memory reads
// ==========================================================================
bits(8*size) MemU[bits(32) address, integer size]
  return MemA[address, size];

// MemU[] assignment form, used for memory writes
// ==========================================================================
MemU[bits(32) address, integer size] = bits(8*size) value
  MemA[address, size] = value;

B2.3.3 Access permission checking

The CheckPermission() pseudocode function describes checking the access permission. Permissions are
checked against access control information associated with a region when memory protection is supported
and enabled, or against access control attributes associated with the default memory map.

// CheckPermission()
// =================

CheckPermission(Permissions perms, bits(32) address, boolean iswrite, boolean ispriv,
                boolean isinstrfetch)
B2.3.4 MPU access control decode

See PMSAv6 MPU operation on page B3-290 for information about the memory attribute decode that is used when memory protection is enabled.
B2.4 Control of the endianness model in ARMv6-M

ARMv6-M supports a selectable endianness model, that is configured to be big endian or little endian. It is IMPLEMENTATION DEFINED whether the selection is a build time option or determined from a control input on system reset. The endian mapping has the following restrictions:

- The endian setting only applies to data accesses, instruction fetches are always little endian
- Loads and stores to the PPB are always little endian, see General rules for PPB register accesses on page B3-260.

The endian configuration can be determined by reading a system control register, see Application Interrupt and Reset Control Register, AIRCR on page B3-268.
B2.5 Barrier support for system correctness

ARMv6-M has limited support for ensuring that system configuration events have completed as part of system correctness. For special-purpose register support, see The special-purpose CONTROL register on page B1-215 and Special-purpose register updates and the memory order model on page B1-215.

All other resources are memory mapped and for system correctness it is important that exception management software can ensure:

- SVCall and PendSV exception priorities can be changed while they are not in the active state.
- SysTick and NVIC generated interrupts can be disabled and it is deterministic when the associated exception does not enter the active state.

To meet the condition for SVCall or PendSV, priority management must occur in Thread mode, otherwise software is required to ensure neither exception can transition to the active state while SHPR3 is updated, see System Handler Priority Register 3, SHPR3 on page B3-273.

For ARMv6-M, the following context guarantees are required between memory-mapped registers and barrier instructions:

- A DSB instruction must ensure that a read or write to the SCS register has completed before the next instruction executes.
- An ISB instruction must ensure that the side-effects of any completed reads or writes are visible after the ISB instruction has completed.

The following sequence is required to ensure registers in the SCS are updated:

```c
SCS_RegisterWrite(); // write access to the System Control Space register
DSB;                 // ensure the write occurs to the register
ISB;                 // ensure any context guarantees have completed
```

Table B3-3 on page B3-262 lists the registers in the SCS.

The following are examples of where the barrier support provides the required correctness:

- For SysTick support, a write to clear the STCSR.ENABLE bit including the barrier instruction sequence ensures that the ICSR.PENDSTSET bit does not change from the Inactive to Pending state. A subsequent write to set ICSR.PENDSTCLR including the barrier instruction sequence ensures that activation of the SysTick exception is prevented beyond this point.
- A write of an ICER.CLRENA bit to disable an external interrupt source including the barrier instruction sequence ensures that the associated ISPR.SETPEND bit does not become active beyond this point.
- ICSR.VECTPENDING does not change state because of a SysTick or NVIC interrupt after the associated exception disable sequences described here are executed.
Chapter B3
System Address Map

This chapter describes the ARMv6-M system address map, including the memory-mapped registers. It contains the following sections:

- The system address map on page B3-258
- System Control Space (SCS) on page B3-262
- The system timer, SysTick on page B3-275
- Nested Vectored Interrupt Controller, NVIC on page B3-281
- Protected Memory System Architecture, PMSAv6 on page B3-289.
B3.1 The system address map

ARMv6-M supports a predefined 32-bit address space, with subdivision for code, data, and peripherals, and regions for on-chip and off-chip resources, where on-chip refers to resources that are tightly coupled to the processor. The address space supports eight primary partitions, of 0.5GB each:

- Code
- SRAM
- Peripheral
- two RAM regions
- two Device regions
- System.

The architecture assigns physical addresses that are used for system control, configuration, and as event entry points or vectors. The architecture defines the vectors relative to a table base address, that is fixed at address 0x00000000 in ARMv6-M.

The address space 0xE0000000 to 0xFFFFFFFF is reserved for system level use.

Table B3-1 on page B3-259 shows the ARMv6-M default address map, and the attributes of the memory regions in that map. In this table:

- XN indicates an eXecute Never region. Any attempt to execute code from an XN region faults, generating a HardFault exception.
- The Cache column indicates the cache policy for Normal memory regions, for inner and outer caches, to support system caches. A declared cache type can be demoted but not promoted, as follows:
  - WT Write-through. Can be treated as non-cached.
  - WBWA Write-back, write allocate, can be treated as write-through or non-cached.
- In the Device column:
  - Shareable indicates that the region supports shared use by multiple agents in a coherent memory domain. These agents can be any mix of processors and DMA agents.
  - SO indicates Strongly-ordered memory. Strongly-ordered memory is always shareable.

--- Note ---

ARMv6-M does not support exclusive access instructions such as LDREX or STREX, or any form of atomic swap instruction. Software must take account of this in multiprocessing environments that use shared memory.

---

- It is IMPLEMENTATION DEFINED which portions of the overall address space are designated:
  - read-write
  - read-only, for example Flash memory
  - no-access, typically unpopulated parts of the address map.

- A multi-word access that crosses a 0.5GB address boundary is UNPREDICTABLE.
See Chapter A2 Application Level Programmers’ Model for more information about memory attributes and the memory model.

### Table B3-1 ARMv6-M address map

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Device type</th>
<th>XN?</th>
<th>Cache</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000000-0x1FFFFFFF</td>
<td>Code</td>
<td>Normal</td>
<td>-</td>
<td>WT</td>
<td>Typically ROM or flash memory. Memory required from address 0x0 to support the vector table for system boot code on reset.</td>
</tr>
<tr>
<td>0x20000000-0x3FFFFFFF</td>
<td>SRAM</td>
<td>Normal</td>
<td>-</td>
<td>WBWA</td>
<td>SRAM region typically used for on-chip RAM.</td>
</tr>
<tr>
<td>0x40000000-0x5FFFFFFF</td>
<td>Peripheral</td>
<td>Device</td>
<td>XN</td>
<td>-</td>
<td>On-chip peripheral address space.</td>
</tr>
<tr>
<td>0x60000000-0x7FFFFFFF</td>
<td>RAM</td>
<td>Normal</td>
<td>-</td>
<td>WBWA</td>
<td>Memory with write-back, write allocate cache attribute for L2/L3 cache support.</td>
</tr>
<tr>
<td>0x80000000-0x9FFFFFFF</td>
<td>RAM</td>
<td>Normal</td>
<td>-</td>
<td>WT</td>
<td>Memory with write-through cache attribute.</td>
</tr>
<tr>
<td>0xA0000000-0xBFFFFFFF</td>
<td>Device</td>
<td>Device, shareable</td>
<td>XN</td>
<td>-</td>
<td>Shared device space.</td>
</tr>
<tr>
<td>0xC0000000-0xDFFFFFFF</td>
<td>Device</td>
<td>Device, non-shareable</td>
<td>XN</td>
<td>-</td>
<td>Non-shared device space.</td>
</tr>
<tr>
<td>0xE0000000-0xFFFFFFF</td>
<td>System</td>
<td>See Description</td>
<td>XN</td>
<td>-</td>
<td>System segment for the PPB and vendor system peripherals, see Table B3-2 on page B3-260.</td>
</tr>
</tbody>
</table>

The System region of the memory map, starting at 0xE0000000, subdivides as follows:
- the 1MB region at offset +0x00000000 is reserved as a Private Peripheral Bus (PPB)
- the region from offset +0x00100000 is the Vendor system region, Vendor_SYS.

Table B3-2 on page B3-260 shows the subdivision of this region.

In the Vendor_SYS region, ARM recommends that:
- vendor resources start at 0xF0000000
- the region 0xE0100000-0xEFFFFFFF is reserved.
Supporting a software model that recognizes unprivileged and privileged accesses requires a memory protection scheme to control the access rights. The ARMv6-M Protected Memory System Architecture (PMSAv6) is an optional extension to the ARMv6-M architecture that provides such a scheme. An implementation of PMSAv6 provides a Memory Protection Unit (MPU).

If the implementation does not use the ARMv6-M PMSA Extension, the address map in Table B3-1 on page B3-259 is the only one supported.

If the processor implements the PMSA Extension, the ARMv6-M address map is configurable as follows:

- when the MPU is disabled, the address map in Table B3-1 on page B3-259 is the default address map
- when the MPU is enabled, the address map in Table B3-1 on page B3-259 represents a background region for privileged accesses, if privileged software enables this use by setting MPU_CTRL PRIVDEFENA to 1, see MPU Control Register, MPU_CTRL on page B3-295.

See Protected Memory System Architecture, PMSAv6 on page B3-289 for more information.

### B3.1.1 General rules for PPB register accesses

The general rules for the PPB, address range 0xE0000000 to 0xE0100000, are:

- The region is defined as Strongly-ordered memory, see Strongly-ordered memory on page A3-53 and Memory access restrictions on page A3-54.
- Registers accesses are always accessed little endian regardless of the endian state of the processor.
- The PPB address space only supports aligned word accesses. Byte and halfword access is UNPREDICTABLE.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Memory type</th>
<th>XN?</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0000000-0xE00FFFFF</td>
<td>PPBa</td>
<td>Strongly-ordered</td>
<td>XN</td>
<td>1MB region reserved as a PPB. This supports key resources, including the System Control Space, and debug features.</td>
</tr>
<tr>
<td>0xE0100000-0xFFFF0000</td>
<td>Vendor_SYS</td>
<td>Device</td>
<td>XN</td>
<td>Vendor system region, see the ARM recommendations in this section.</td>
</tr>
</tbody>
</table>

a. Accessible by privileged access only, in all implementations.
Note

This is different from ARMv7-M where byte and halfword accesses are supported in several cases. For ARMv6-M, software must perform read-modify-write accesses sequences where it has to modify byte fields within a word in the PPB memory region.

- The term set means writing the value to 1, and the term clear, or cleared, means writing the value to 0. Where the term applies to multiple bits, all bits assume the written value.

- Features are disabled by writing 0 to the corresponding register bit, and enabled by writing 1 to that bit.

- Where a bit is defined as being cleared to 0 on a read, the architecture guarantees the following atomic behavior when a read of the bit coincides with an event that sets the bit to 1:
  - if the bit reads as one, the bit is cleared to 0 by the read operation
  - if the bit reads as zero, the bit is set to 1, and cleared to 0 by a subsequent read operation.

- A reserved register or bit field must be treated as UNK/SBZP.

- Unprivileged accesses to the PPB generate a HardFault error, without causing a PPB access.

For debug related resources, see General rules applying to debug register access on page C1-318.
B3.2 System Control Space (SCS)

The SCS is a memory-mapped 4KB address space that provides 32-bit registers for configuration, status reporting and control. The SCS registers divide into the following groups:

- system control and identification
- the CPUID processor identification space
- system configuration and status
- an optional system timer, SysTick
- a Nested Vectored Interrupt Controller (NVIC)
- system debug, see Chapter C1 ARMv6-M Debug.

Table B3-3 defines the address space breakdown of the SCS register groups.

Table B3-3 SCS address space regions

<table>
<thead>
<tr>
<th>Group</th>
<th>Address Range</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>System control and ID registers</td>
<td>0xE000E000-0xE000E00F</td>
<td>Includes the Auxiliary Control register.</td>
</tr>
<tr>
<td></td>
<td>0xE000ED00-0xE000ED8F</td>
<td>System Control Block.</td>
</tr>
<tr>
<td></td>
<td>0xE000EF90-0xE000EFCF</td>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td>SysTick</td>
<td>0xE000E010-0xE000E0FF</td>
<td>Optional System Timer.</td>
</tr>
<tr>
<td>NVIC</td>
<td>0xE000E100-0xE000ECFF</td>
<td>External interrupt controller.</td>
</tr>
<tr>
<td>Debug</td>
<td>0xE000EDF0-0xE000EFFF</td>
<td>Debug control and configuration. Applies to Debug Extension only.</td>
</tr>
<tr>
<td>MPU</td>
<td>0xE000ED90-0xE000EDEF</td>
<td>Optional MPU, see Protected Memory System Architecture, PMSAv6 on page B3-289.</td>
</tr>
</tbody>
</table>

a. Unassigned addresses are reserved.

The following sections summarize the system control and ID registers:

- Interrupt Control State Register, ICSR on page B3-265
- System control and ID registers on page B3-263
- Debug register support in the SCS on page C1-328.

The following sections summarize the other register groups:

- The system timer, SysTick on page B3-275
- Nested Vectored Interrupt Controller, NVIC on page B3-281
- Protected Memory System Architecture, PMSAv6 on page B3-289.
B3.2.1 About the System Control Block

In an ARMv6-M a System Control Block (SCB) in the SCS provides key status information and control features for the processor. The SCB supports:

- Software reset control at various levels
- Base address management for the exception model, by controlling table pointers
- System exception management, including:
  - exception enables
  - setting the status of an exception to pending, or removing the pending status from an exception
  - showing the status of each exception status as inactive, pending, or active
  - setting the priority of the configurable system exceptions
  - providing miscellaneous control functions, and status information.

This excludes external interrupt handling. The NVIC handles all external interrupts.

- The exception number of the currently executing code and of the highest priority pending exception
- Miscellaneous control and status features
- Debug status information. This is implemented by control and status in the debug specific register region, see Chapter C1 ARMv6-M Debug for debug details.

Table B3-4 lists the SCB registers.

B3.2.2 System control and ID registers

Table B3-4 shows the system control and ID registers in address order from the base memory address.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000E008</td>
<td>ACTLR</td>
<td>RW</td>
<td>IMPLEMENTATION DEFINED</td>
<td>The Auxiliary Control Register, ACTLR on page B3-274</td>
</tr>
<tr>
<td>0xE000ED00</td>
<td>CPUID</td>
<td>RO</td>
<td>IMPLEMENTATION DEFINED</td>
<td>CPUID Base Register on page B3-264</td>
</tr>
<tr>
<td>0xE000ED04</td>
<td>ICSR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Interrupt Control State Register, ICSR on page B3-265</td>
</tr>
<tr>
<td>0xE000ED08</td>
<td>VTOR</td>
<td>RW</td>
<td>0x00000000a</td>
<td>Vector Table Offset Register, VTOR on page B3-267</td>
</tr>
<tr>
<td>0xE000ED0C</td>
<td>AIRCR</td>
<td>RW</td>
<td>bits [10:8] = 0b000</td>
<td>Application Interrupt and Reset Control Register, AIRCR on page B3-268</td>
</tr>
<tr>
<td>0xE000ED10</td>
<td>SCR</td>
<td>RW</td>
<td>bits [4,2,1] = 0b000</td>
<td>Optional System Control Register, SCR on page B3-269</td>
</tr>
</tbody>
</table>
The remaining subsections of this section describe the SCB registers.

### B3.2.3 CPUID Base Register

The CPUID Base Register characteristics are:

**Purpose**
Provides identification information for the processor.

**Usage constraints**
This register is word accessible only. It is IMPLEMENTATION DEFINED whether the information defines the presence of any architectural extension.

**Configurations**
Always implemented.

**Attributes**
See Table B3-4 on page B3-263.

Figure B3-1 shows the bit assignments.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000ED14</td>
<td>CCR</td>
<td>RO</td>
<td>bits [9:3] = 0b1111111</td>
<td>Configuration and Control Register, CCR on page B3-271</td>
</tr>
<tr>
<td>0xE000ED1C</td>
<td>SHPR2</td>
<td>RW</td>
<td>SBZ(^b)</td>
<td>System Handler Priority Register 2, SHPR2 on page B3-272</td>
</tr>
<tr>
<td>0xE000ED20</td>
<td>SHPR3</td>
<td>RW</td>
<td>SBZ(^c)</td>
<td>System Handler Priority Register 3, SHPR3 on page B3-273</td>
</tr>
<tr>
<td>0xE000ED24</td>
<td>SHCSR</td>
<td>RW</td>
<td>0x00000000</td>
<td>System Handler Control and State Register, SHCSR on page C1-329(^d)</td>
</tr>
<tr>
<td>0xE000ED30</td>
<td>DFSR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Debug Fault Status Register, DFSR on page C1-330(^d)</td>
</tr>
</tbody>
</table>

\(^a\) See register description for more information.
\(^b\) SVCall priority bits [31:30] are zero.
\(^c\) SysTick bits [31:30] and PendSV bits [23:22] are zero.
\(^d\) Included with the Debug Extension.

Figure B3-1 CPUID Base Register bit assignments
Table B3-5 shows the CPUID Base Register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>IMPLEMENTER</td>
<td>This field defines the implementer:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x41 ARM Limited. This is ASCII character A.</td>
</tr>
<tr>
<td>[23:20]</td>
<td>VARIANT</td>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td>[19:16]</td>
<td>ARCHITECTURE</td>
<td>This field defines the architecture:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0xC ARMv6-M.</td>
</tr>
<tr>
<td>[15:4]</td>
<td>PARTNO</td>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td>[3:0]</td>
<td>REVISION</td>
<td>IMPLEMENTATION DEFINED.</td>
</tr>
</tbody>
</table>

B3.2.4 Interrupt Control State Register, ICSR

The ICSR characteristics are:

**Purpose** Controls and provides status information for the ARMv6-M.

**Usage constraints** There are no usage constraints.

**Configurations** Always implemented.

**Attributes** See Table B3-4 on page B3-263.

Figure B3-2 shows the ICSR bit assignments.
Table B3-6 shows the ICSR bit assignments.

### Table B3-6 ICSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Type</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>RW</td>
<td>NMIPENDSET</td>
<td>Activates an NMI exception or reads back the current state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Do not activate.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Activate NMI exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Because NMI is the highest priority exception, it activates as soon as it is registered.</td>
</tr>
<tr>
<td>[30:29]</td>
<td>-</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[28]</td>
<td>RW</td>
<td>PENDSVSETa</td>
<td>Sets a pending PendSV interrupt or reads back the current state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Do not set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Set pending PendSV interrupt.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Use this normally to request a context switch.</td>
</tr>
<tr>
<td>[27]</td>
<td>WO</td>
<td>PENDSVCLR</td>
<td>Clears a pending PendSV interrupt:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Do not clear.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Clear pending PendSV.</td>
</tr>
<tr>
<td>[26]</td>
<td>RW</td>
<td>PENDSTSETb</td>
<td>Sets a pending SysTick or reads back the current state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Do not set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Set pending SysTick.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When SysTick is not implemented, this bit is RAZ/WI.</td>
</tr>
<tr>
<td>[25]</td>
<td>WO</td>
<td>PENDSTCLR</td>
<td>Clears a pending SysTick, whether set here or by the timer hardware:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Do not clear.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Clear pending SysTick.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When SysTick is not implemented, this bit is reserved.</td>
</tr>
<tr>
<td>[23]</td>
<td>RO</td>
<td>ISRPREEMPT</td>
<td>Indicates whether a pending exception will be serviced on exit from debug halt state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Will not service.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Will service a pending exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit applies to the Debug Extension only, otherwise it is reserved.</td>
</tr>
<tr>
<td>[22]</td>
<td>RO</td>
<td>ISRPENDING</td>
<td>Indicates if an external configurable, NVIC generated, interrupt is pending:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 Interrupt is not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 Interrupt is pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit applies to the Debug Extension only, otherwise it is reserved.</td>
</tr>
</tbody>
</table>
B3.2.5 Vector Table Offset Register, VTOR

The VTOR characteristics are:

**Purpose**
Holds the vector table offset address.

**Usage constraints**
The number of bits in the VTOR is IMPLEMENTATION DEFINED. Unimplemented bits are RAZ/WI.

**Configurations**
The VTOR behavior is IMPLEMENTATION DEFINED.

**Attributes**
See Table B3-4 on page B3-263.

An implementation can include configuration input signals that determine the reset value of the TBLOFF field, otherwise it resets to zero.

Figure B3-3 shows the VTOR bit assignments.

![Figure B3-3 VTOR bit assignments](image)
Table B3-7 shows the VTOR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:7]</td>
<td>TBLOFF</td>
<td>Table offset address&lt;sup&gt;a&lt;/sup&gt;</td>
</tr>
<tr>
<td>[6:0]</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

<sup>a</sup> The number of implemented bits within TBLOFF are IMPLEMENTATION DEFINED.

**Note**

All bits of the Vector table address that are not defined by the VTOR are zero.

Software can write all 1s to the TBLOFF field and then read the register to find the maximum supported offset value.

**B3.2.6 Application Interrupt and Reset Control Register, AIRCR**

The AIRCR Register characteristics are:

**Purpose** Sets or returns interrupt control data.

**Usage constraints** There are no usage constraints.

**Configurations** Always implemented.

**Attributes** See Table B3-4 on page B3-263.

Figure B3-4 shows the AIRCR bit assignments.

![Figure B3-4 AIRCR bit assignments](image-url)
Table B3-8 shows the AIRCR bit assignments.

### Table B3-8 AIRCR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Type</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:16]</td>
<td>WO</td>
<td>VECTKEY</td>
<td>Vector Key. The value 0x05FA must be written to this register, otherwise the register write is UNPREDICTABLE.</td>
</tr>
<tr>
<td>[31:16]</td>
<td>RO</td>
<td>VECTKEYSTAT</td>
<td>UNKOWN</td>
</tr>
<tr>
<td>[15]</td>
<td>RO</td>
<td>ENDIANNESS</td>
<td>Indicates the memory system data endianness:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  little endian</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  big endian.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>See Endian support on page A3-44 for more information.</td>
</tr>
<tr>
<td>[14:3]</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[2]</td>
<td>WO</td>
<td>SYSRESETREQ</td>
<td>System Reset Request:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  do not request a reset.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  request reset.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Writing 1 to this bit asserts a signal to request a reset by the external system. The system components that are reset by this request are IMPLEMENTATION DEFINED. A Local reset is required as part of a system reset request. The effect of writing a 1 to this bit if the processor is not halted in Debug state is UNPREDICTABLE.</td>
</tr>
<tr>
<td>[1]</td>
<td>WO</td>
<td>VECTCLRACTIVE</td>
<td>Clears all active state information for fixed and configurable exceptions:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0  do not clear state information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1  clear state information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The effect of writing a 1 to this bit if the processor is not halted in Debug state is UNPREDICTABLE.</td>
</tr>
<tr>
<td>[0]</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

### B3.2.7 System Control Register, SCR

The SCR characteristics are:

**Purpose**
Sets or returns system control data.

**Usage constraints**
There are no usage constraints.
Configurations  The System Control Register is required when power management support is implemented in the WFI and WFE hint instructions. See WFE on page A6-197 and WFI on page A6-198.

Attributes  See Table B3-4 on page B3-263.

Figure B3-5 shows the SCR bit assignments.

![Figure B3-5 SCR bit assignments](image)

Table B3-9 SCR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
| [4]  | SEVONPEND  | Determines whether an interrupt transition from inactive state to pending state is a wakeup event:  
|      |            | 0 transitions from inactive to pending are not wakeup events.          |
|      |            | 1 transitions from inactive to pending are wakeup events.              |
|      |            | See WFE on page A6-197 for more information.                           |
A debugger can read S_SLEEP to detect if sleeping. See Debug Halting Control and Status Register, DHCSR on page C1-331 for more information.

### B3.2.8 Configuration and Control Register, CCR

The CCR Register characteristics are:

<table>
<thead>
<tr>
<th>Purpose</th>
<th>Returns configuration and control data.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage constraints</td>
<td>This register is RO.</td>
</tr>
<tr>
<td>Configurations</td>
<td>Always implemented.</td>
</tr>
<tr>
<td>Attributes</td>
<td>See Table B3-4 on page B3-263.</td>
</tr>
</tbody>
</table>

Figure B3-6 shows the CCR bit assignments.

![Figure B3-6 CCR bit assignments](image-url)

**Table B3-9 SCR bit assignments (continued)**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[2]</td>
<td>SLEEPDEEP</td>
<td>Provides a qualifying hint indicating that waking from sleep might take longer. An implementation can use this bit to select between two alternative sleep states:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 selected sleep state is not deep sleep.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 selected sleep state is deep sleep.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Details of the implemented sleep states, if any, and details of the use of this bit, are IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the processor does not implement a deep sleep state then this bit can be RAZ/WI</td>
</tr>
<tr>
<td>[1]</td>
<td>SLEEPONEXIT</td>
<td>Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 do not enter sleep state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 enter sleep state.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See Power management on page B1-240 for more information.</td>
</tr>
<tr>
<td>[0]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
Table B3-10 shows the CCR bit assignments.

### Table B3-10 CCR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:10]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[9]</td>
<td>STKALIGN</td>
<td>Read-As-One 1&lt;br&gt;On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned and the context to restore it is saved. The SP is restored on the associated exception return.</td>
</tr>
<tr>
<td>[3]</td>
<td>UNALIGN_TRP</td>
<td>Read-As-One 1&lt;br&gt;unaligned word and halfword accesses generate a HardFault exception.</td>
</tr>
<tr>
<td>[2:0]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

#### B3.2.9 System Handler Priority Register 2, SHPR2

The SHPR2 Register characteristics are:

**Purpose**
Sets or returns priority for system handler 11.

**Usage constraints**
There are no usage constraints.

**Configurations**
Always implemented.

**Attributes**
See Table B3-4 on page B3-263.

Figure B3-7 shows the SHPR2 bit assignments.

![Figure B3-7 SHPR2 Register bit assignments](image-url)
Table B3-11 shows the SHPR2 bit assignments.

### Table B3-11 SHPR2 Register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>PRI_11</td>
<td>Priority of system handler 11, SVCall</td>
</tr>
<tr>
<td>[29:0]</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

#### B3.2.10 System Handler Priority Register 3, SHPR3

The SHPR2 Register characteristics are:

- **Purpose**: Sets or returns priority for system handlers 14-15.
- **Usage constraints**: There are no usage constraints.
- **Configurations**: Bits [31:30] are only implemented if the system timer, SysTick is used.
- **Attributes**: See Table B3-4 on page B3-263.

Figure B3-8 shows the SHPR2 bit assignments.

![Figure B3-8 SHPR3 Register bit assignments](image)

Table B3-12 shows the SHPR3 bit assignments.

### Table B3-12 SHPR3 Register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>PRI_15</td>
<td>Priority of system handler 15, SysTick</td>
</tr>
<tr>
<td>[29:24]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[23:2]</td>
<td>PRI_14</td>
<td>Priority of system handler 14, PendSV</td>
</tr>
<tr>
<td>[21:0]</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

#### B3.2.11 Fault Status Registers

ARMv6-M only supports fault status information as part of the Debug Extension.
The Debug Fault Status Register, DFSR, is part of the Debug Extension. See Chapter C1 *ARMv6-M Debug* for a full description of debug support within ARMv6-M and *Debug Fault Status Register, DFSR* on page C1-330 for the Debug Fault Status Register.

### B3.2.12 The Auxiliary Control Register, ACTLR

The ACTLR Register characteristics are:

<table>
<thead>
<tr>
<th>Purpose</th>
<th>Provides IMPLEMENTATION DEFINED configuration and control options.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage constraints</td>
<td>The contents of this register might have IMPLEMENTATION DEFINED usage constraints.</td>
</tr>
<tr>
<td>Configurations</td>
<td>Always implemented. The contents of this register are IMPLEMENTATION DEFINED.</td>
</tr>
<tr>
<td>Attributes</td>
<td>See Table B3-4 on page B3-263.</td>
</tr>
</tbody>
</table>
B3.3 The system timer, SysTick

ARMv6-M supports an optional system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. A system can use this counter in several different ways, including:

- As an RTOS tick timer that fires at a programmable rate, such as 100Hz, and invokes a SysTick routine.
- As a high speed alarm timer using the main processor clock.
- As a variable rate alarm or signal timer. The available duration range depends on the reference clock used and the dynamic range of the counter.
- As a simple counter. Software can use this to measure time to completion and time used.
- As an internal clock source control based on missing or meeting durations. Software can use the COUNTFLAG field in the control and status register to determine whether an action completed within a particular duration, as part of a dynamic clock management control loop.

B3.3.1 SysTick operation

The timer consists of four registers:

- A control and status register. This configures the SysTick clock, enables the counter, enables the SysTick interrupt, and indicates the counter status.
- A counter reload value register. This provides the wrap value for the counter.
- A counter current value register.
- A calibration value register. This indicates the preload value required for a 10ms system clock.

When enabled, the timer counts down from the value in SYST_CVR, see SysTick Current Value Register, SYST_CVR on page B3-279. When the counter reaches zero, it reloads the value in SYST_RVR on the next clock edge, see SysTick Reload Value Register, SYST_RVR on page B3-278. It then decrements on subsequent clocks. This reloading when the counter reaches zero is called wrapping.

When the counter transitions to zero, it sets the COUNTFLAG status bit to 1. Reading the COUNTFLAG status bit clears it to 0.

Writing to SYST_CVR clears both the register and the COUNTFLAG status bit to zero. This causes the SysTick logic to reload SYST_CVR from SYST_RVR on the next timer clock. A write to SYST_CVR does not trigger the SysTick exception logic.

Reading SYST_CVR returns the value of the counter at the time the register is accessed.

Writing a value of zero to SYST_RVR disables the counter on the next wrap. The SysTick counter logic maintains this counter value of zero after the wrap.
Note

- Setting SYST_RVR to zero has the effect of disabling the SysTick counter on the next wrap, independently of the counter enable bit.

- The SYST_CVR value is UNKNOWN on reset. Before enabling the SysTick counter, software must write the required counter value to SYST_RVR, and then write to SYST_CVR. This clears SYST_CVR to zero. When enabled, the counter reloads the value from SYST_RVR, and counts down from that value, rather than from an arbitrary value.

Software can use the calibration value TENMS to scale the counter to other required clock rates within the dynamic range of the counter.

When the processor is halted in Debug state, the counter does not decrement.

The timer is clocked by a reference clock. Whether the reference clock is the processor clock or an external clock source is IMPLEMENTATION DEFINED. If an implementation uses an external clock, it must document the relationship between the processor clock and the external reference. This is required for system timing calibration, taking account of metastability, clock skew and jitter.

### B3.3.2 System timer register support in the SCS

Table B3-13 summarizes the system timer register support provided within the SCS address map. The SysTick system timer is an optional feature. If SysTick is not implemented, the SysTick registers are reserved.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000E010</td>
<td>SYST_CSR</td>
<td>RW</td>
<td>0x00000000 or 0x00000004</td>
<td>SysTick Control and Status Register, SYST_CSR on page B3-277</td>
</tr>
<tr>
<td>0xE000E014</td>
<td>SYST_RVR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>SysTick Reload Value Register, SYST_RVR on page B3-278</td>
</tr>
<tr>
<td>0xE000E018</td>
<td>SYST_CVR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>SysTick Current Value Register, SYST_CVR on page B3-279</td>
</tr>
<tr>
<td>0xE000E01C</td>
<td>SYST_CALIB</td>
<td>RO</td>
<td>IMPLEMENTATION DEFINED</td>
<td>SysTick Current Value Register, SYST_CVR on page B3-279</td>
</tr>
<tr>
<td>...to 0xE000EFF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
B3.3.3 SysTick Control and Status Register, SYST_CSR

The SYST_CSR Register characteristics are:

**Purpose**
Controls the system timer and provides status data.

**Usage constraints**
There are no usage constraints.

**Configurations**
The register is only present if the optional system timer is implemented, otherwise the register is reserved

**Attributes**
See Table B3-13 on page B3-276.

Figure B3-9 shows the SYST_CSR bit assignments.

![Figure B3-9 SYST_CSR bit assignments](image)

Table B3-14 shows the SYST_CSR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>TYPE</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:17]</td>
<td>-</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[16]</td>
<td>RO</td>
<td>COUNTFLAG</td>
<td>Indicates whether the counter has counted to 0 since the last read of this register:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 timer has not counted to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 timer has counted to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>COUNTFLAG is set to 1 by a count transition from 1 to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>COUNTFLAG is cleared to 0 by a read of this register, and by any write to the Current Value register.</td>
</tr>
<tr>
<td>[15:3]</td>
<td>-</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
### System Address Map

#### B3.3.4 SysTick Reload Value Register, SYST_RVR

The SYST_RVR Register characteristics are:

**Purpose**
Sets or reads the reload value of the SYST_CVR register.

**Usage constraints**
There are no usage constraints.

**Configurations**
The register is only present if the optional system timer is implemented, otherwise the register is reserved

**Attributes**
See Table B3-15 on page B3-279.

Figure B3-10 shows the SYST_RVR bit assignments.

![Figure B3-10 SYST_RVR bit assignments](image)

<table>
<thead>
<tr>
<th>Bits</th>
<th>TYPE</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[2]</td>
<td>RW</td>
<td>CLKSOURCE</td>
<td>Indicates the SysTick clock source:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>SysTick uses the optional external reference clock.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>SysTick uses the processor clock.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If no external clock is provided, this bit reads as one and ignores writes.</td>
<td></td>
</tr>
<tr>
<td>[1]</td>
<td>RW</td>
<td>TICKINT</td>
<td>Indicates whether counting to 0 causes the status of the SysTick exception to change to pending:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>count to 0 does not affect the SysTick exception status.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>count to 0 changes the SysTick exception status to pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Changing the value of the counter to 0 by writing zero to the SysTick Current Value register to 0 never changes the status of the SysTick exception.</td>
<td></td>
</tr>
<tr>
<td>[0]</td>
<td>RW</td>
<td>ENABLE</td>
<td>Indicates the enabled status of the SysTick counter:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td>counter is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>counter is operating.</td>
</tr>
</tbody>
</table>
Table B3-15 shows the SYST_RVR bit assignments.

### Table B3-15 SYST_RVR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>-</td>
<td>Reserved. RAZ/WI.</td>
</tr>
<tr>
<td>[23:0]</td>
<td>RELOAD</td>
<td>The value to load into the SYST_CVR register when the counter reaches 0.</td>
</tr>
</tbody>
</table>

**B3.3.5 SysTick Current Value Register, SYST_CVR**

The SYST_CVR Register characteristics are:

**Purpose**
- Reads or clears the current counter value.

**Usage constraints**
- Any write to the register clears the register to 0.
- The counter does not provide read-modify-write protection.
- Unsupported bits are Read-As-Zero. See `SysTick Reload Value Register, SYST_RVR` on page B3-278.

**Configurations**
- The register is only present if the optional system timer is implemented, otherwise the register is reserved.

**Attributes**
- See Table B3-16.

Figure B3-11 shows the SYST_CVR bit assignments.

![Figure B3-11 SYST_CVR bit assignments](image)

Table B3-16 shows the SYST_CVR bit assignments.

### Table B3-16 SYST_CVR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:24]</td>
<td>-</td>
<td>Reserved. RAZ/WI</td>
</tr>
<tr>
<td>[23:0]</td>
<td>CURRENT</td>
<td>Current counter value. This is the value of the counter at the time it is sampled.</td>
</tr>
</tbody>
</table>
B3.3.6 SysTick Calibration Value Register, SYST_CALIB

The SYST_CALIB Register characteristics are:

**Purpose**
Reads the calibration value and parameters for SysTick.

**Usage constraints**
There are no usage constraints.

**Configurations**
The register is only present if the optional system timer is implemented, otherwise the register is reserved.

**Attributes**
See Table B3-17.

Figure B3-12 shows the SYST_CALIB bit assignments.

![Figure B3-12 SYST_CALIB Register bit assignments](image)

Table B3-17 shows the SYST_CALIB bit assignments.

### Table B3-17 SYST_CALIB Register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31]</td>
<td>NOREF</td>
<td>Indicates whether the IMPLEMENTATION DEFINED reference clock is provided:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 the reference clock is implemented.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 the reference clock is not implemented.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When this bit is 1, the CLKSOURCE bit of the SYST_CSR register is forced to 1 and cannot be cleared to 0.</td>
</tr>
<tr>
<td>[30]</td>
<td>SKEW</td>
<td>Indicates whether the 10ms calibration value is exact:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 10ms calibration value is exact.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 10ms calibration value is inexact, because of the clock frequency.</td>
</tr>
<tr>
<td>[29:24]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[23:0]</td>
<td>TENMS</td>
<td>Optionally, holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. If this field is zero, the calibration value is not known.</td>
</tr>
</tbody>
</table>
B3.4 **Nested Vectored Interrupt Controller, NVIC**

ARMv6-M provides an interrupt controller as an integral part of the exception model. The interrupt controller operation aligns with the ARM *General Interrupt Controller* (GIC) specification, defined for use with other architecture variants and ARMv7 profiles.

The ARMv6-M NVIC architecture supports up to 32 discrete interrupts, IRQ[31:0]. The general registers associated with the NVIC are all accessible from a block of memory in the SCS as described in Table B3-18 on page B3-283.

**B3.4.1 NVIC operation**

ARMv6-M supports level-sensitive and pulse-sensitive, a variant of an edge sensitive, interrupt behavior. This means that both level-sensitive and pulse-sensitive interrupts can be handled. Pulse interrupt sources must be held long enough to be sampled reliably by the processor clock to ensure they are latched and become pending. A subsequent pulse can add the pending state to an active interrupt, making the status of the interrupt active and pending. However, multiple pulses that occur during the active period only register as a single event for interrupt scheduling.

In summary:

- Pulses held for a clock period act like edge-sensitive interrupts. These can become pending again while the interrupt is active.

  **Note**

  A pulse must be cleared before the assertion of AIRCR.VECTCLRACTIVE or the associated exception return, otherwise the interrupt signal behaves as a level-sensitive input and the pending bit is asserted again.

- Level-sensitive interrupts become pending and activate the interrupt. The ISR then accesses the peripheral, causing it to deassert the interrupt. If the interrupt is still asserted on return from the ISR, it becomes pending again.

All NVIC interrupts have a programmable priority value and an associated exception number as part of the ARMv6-M exception model and its prioritization policy.

The NVIC supports the following features:

- NVIC interrupts can be enabled and disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current enabled state of the corresponding 32 interrupts.

  When an interrupt is disabled, interrupt assertion causes the interrupt to become pending, but the interrupt does not activate. If an interrupt is active when it is disabled, it remains in the active state until this is cleared by a reset or an exception return. Clearing the enable bit prevents any new activation of the associated interrupt.

  An implementation can hard-wire interrupt enable bits to zero if the associated interrupt line does not exist, or hard-wire them to one if the associated interrupt line cannot be disabled.
Software can set or remove the pending state of NVIC interrupts using a complementary pair of registers, the Set-Pending Register and Clear-Pending Register. The registers use a write-one-to-enable and write-one-to-clear policy, and a read of either register returns the current pending state of the corresponding 32 interrupts. Writing 1 to a bit in the Clear-Pending Register has no effect on the execution status of an active interrupt.

It is IMPLEMENTATION DEFINED for each interrupt line supported, whether an interrupt supports either or both setting and clearing of the associated pending state under software control.

• NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register, with each register supporting four interrupts. Priorities are maintained according to the ARMv6-M prioritization scheme. See Exception priorities and preemption on page B1-221.

External interrupt input behavior

The following pseudocode describes the relationship between external interrupt inputs and the NVIC behavior:

// Definitions
// ===========

NVIC[] is an array of active high external interrupt input signals;
    // the type of signal (level or pulse) and its assertion level/sense is IMPLEMENTATION DEFINED
    // and might not be the same for all inputs

boolean Edge(integer INTNUM);    // Returns true if on a clock edge NVIC[INTNUM]
    // has changed from '0' to '1'

boolean NVIC_Pending[INTNUM];    // an array of pending status bits for the external interrupts
integer INTNUM;                  // the external interrupt number

// The WriteToRegField helper function returns TRUE on a write of '1' event
// to the field FieldNumber of the RegName register.

boolean WriteToRegField(register RegName, integer FieldNumber)

boolean ExceptionIN(integer INTNUM);   // returns TRUE if exception entry in progress
    // to activate INTNUM

boolean ExceptionOUT(integer INTNUM);  // returns TRUE if exception return in progress
    // from active INTNUM

// Interrupt interface
// ================

sampleInterruptHi = WriteToRegField(AIRCR, VECTCLRACTIVE) || ExceptionOUT(INTNUM);
sampleInterruptLo = WriteToRegField(ICPR, INTNUM);

InterruptAssertion   =  Edge(INTNUM) || (NVIC[INTNUM] && sampleInterruptHi);
InterruptDeassertion =  !NVIC[INTNUM] && sampleInterruptLo;

// NVIC behavior
// ===============
clearPend = ExceptionIN(INTNUM) || InterruptDeassertion;
setPend = InterruptAssertion || WriteToRegField(ISPR, INTNUM);

if clearPend && setPend then
    IMPLEMENTATION DEFINED whether NVIC_Pending[INTNUM] is TRUE or FALSE;
else
    NVIC_Pending[INTNUM] = setPend || (NVIC_Pending[INTNUM] && !clearPend);

B3.4.2 NVIC register support in the SCS

The system control region includes status and configuration registers that apply to the NVIC as part of the general exception model.

All other external interrupt specific registers reside within the NVIC region of the SCS. Table B3-18 summarizes the NVIC specific registers in the SCS.

Table B3-18 NVIC register summary

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000E100</td>
<td>NVIC_ISER</td>
<td>RW</td>
<td>0x00000000</td>
<td>Interrupt Set-Enable Register, NVIC_ISER on page B3-284</td>
</tr>
<tr>
<td>0xE000E104-0xE000E17F</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE000E180</td>
<td>NVIC_ICER</td>
<td>RW</td>
<td>0x00000000</td>
<td>Interrupt Clear Enable Register, NVIC_ICER on page B3-285</td>
</tr>
<tr>
<td>0xE000E184-0xE000E1FF</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE000E200</td>
<td>NVIC_ISPR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Interrupt Set-Pending Register, NVIC_ISPR on page B3-286</td>
</tr>
<tr>
<td>0xE000E204-0xE000E27F</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE000E280</td>
<td>NVIC_ICPR</td>
<td>RW</td>
<td>0x00000000</td>
<td>Interrupt Clear-Pending Register, NVIC_ICPR on page B3-287</td>
</tr>
<tr>
<td>0xE000E300-0xE000E3FC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0xE000E400-0xE000E41C</td>
<td>NVIC_IPRn</td>
<td>RW</td>
<td>0x00000000</td>
<td>Interrupt Priority Registers, NVIC_IPR0 - NVIC_IPR7 on page B3-288</td>
</tr>
<tr>
<td>0xE000E420-0xE000E43C</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
B3.4.3 Interrupt Set-Enable Register, NVIC_ISER

The NVIC_ISER characteristics are:

**Purpose**
Enables, or reads the enabled state of one or more interrupts.

**Usage constraints**
Subject to standard PPB usage constraints, see *General rules for PPB register accesses* on page B3-260.

**Configurations**
Always implemented.

**Attributes**
See Table B3-18 on page B3-283.

Figure B3-13 shows the NVIC_ISER bit assignments.

![Figure B3-13 NVIC_ISER bit assignments](image)

Table B3-19 shows the NVIC_ISER bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>SETENA</td>
<td>Enables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same numbered interrupt:</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On reads</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On writes</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>
### B3.4.4 Interrupt Clear Enable Register, NVIC_ICER

The NVIC_ICER characteristics are:

**Purpose**
Disables, or reads the enabled state of one or more interrupts.

**Usage constraints**
Subject to standard PPB usage constraints, see *General rules for PPB register accesses* on page B3-260.

**Configurations**
Always implemented.

**Attributes**
See Table B3-18 on page B3-283.

Figure B3-14 shows the NVIC_ICER bit assignments.

![Figure B3-14 NVIC_ICER bit assignments](image)

Table B3-20 shows the NVIC_ICER bit assignments.

#### Table B3-20 NVIC_ICER bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>CLRENA</td>
<td>Disables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same numbered interrupt:</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On reads</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0  the associated interrupt is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1  the associated interrupt is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On writes</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0  no effect.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1  disable the associated interrupt.</td>
</tr>
</tbody>
</table>
B3.4.5 Interrupt Set-Pending Register, NVIC_ISPR

The NVIC_ISPR Register characteristics are:

**Purpose**
On writes, sets the status of one or more interrupts to pending. On reads, shows the pending status of the interrupts.

**Usage constraints**
Subject to standard PPB usage constraints, see *General rules for PPB register accesses* on page B3-260.

**Configurations**
Always implemented.

**Attributes**
See Table B3-18 on page B3-283.

Figure B3-15 shows the NVIC_ISPR bit assignments.

![Figure B3-15 NVIC_ISPR bit assignments](image)

Table B3-21 shows the NVIC_ISPR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>SETPEND</td>
<td>Changes the state of one or more interrupts to pending. Each bit corresponds to the same numbered interrupt:</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On reads</strong> 0 the associated interrupt is not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 the associated interrupt is pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On writes</strong> 0 no effect.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 change the state of the associated interrupt to pending.</td>
</tr>
</tbody>
</table>
### B3.4.6 Interrupt Clear-Pending Register, NVIC_ICPR

The NVIC_ICPR Register characteristics are:

**Purpose**

On writes, clears the status of one or more interrupts to pending. On reads, shows the pending status of the interrupts.

**Usage constraints**

Subject to standard PPB usage constraints, see *General rules for PPB register accesses* on page B3-260.

**Configurations**

Always implemented.

**Attributes**

See Table B3-18 on page B3-283.

Figure B3-16 shows the NVIC_ICPR bit assignments.

![Figure B3-16 NVIC_ICPR bit assignments](image)

Table B3-22 shows the NVIC_ICPR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>CLRPEND</td>
<td>Changes the state of one or more interrupts to not pending. Each bit corresponds to the same numbered interrupt:</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On reads</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0  the associated interrupt is not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1  the associated interrupt is pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>On writes</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>0  no effect.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1  change the state of the associated interrupt to not pending.</td>
</tr>
</tbody>
</table>
**B3.4.7 Interrupt Priority Registers, NVIC_IPR0 - NVIC_IPR7**

The NVIC_IPR characteristics are:

**Purpose**
Sets or reads interrupt priorities

**Usage constraints**
Subject to standard PPB usage constraints, see *General rules for PPB register accesses* on page B3-260.

**Configurations**
Eight NVIC_IPRs are implemented, supporting up to 32 interrupts. These registers are always implemented.

If an interrupt is not implemented, the corresponding PRI_Nx field can be RAZ/WI.

**Attributes**
See Table B3-18 on page B3-283.

Figure B3-17 shows the NVIC_IPR bit assignments.

![Figure B3-17 NVIC_IPRn bit assignments](image)

Table B3-23 shows the NVIC_IPR bit assignments. In the table, N = 4n, where n is the NVIC_IPR register number. For example, for NVIC_IPR2, n is 2 and N is 8.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>PRI_N3</td>
<td>Priority of interrupt number N+3</td>
</tr>
<tr>
<td>[29:24]</td>
<td>-</td>
<td>Reserved, RAZ/WI</td>
</tr>
<tr>
<td>[23:22]</td>
<td>PRI_N2</td>
<td>Priority of interrupt number N+2</td>
</tr>
<tr>
<td>[21:16]</td>
<td>-</td>
<td>Reserved, RAZ/WI</td>
</tr>
<tr>
<td>[15:14]</td>
<td>PRI_N1</td>
<td>Priority of interrupt number N+1</td>
</tr>
<tr>
<td>[13:8]</td>
<td>-</td>
<td>Reserved, RAZ/WI</td>
</tr>
<tr>
<td>[7:6]</td>
<td>PRI_N0</td>
<td>Priority of interrupt number N</td>
</tr>
<tr>
<td>[5:0]</td>
<td>-</td>
<td>Reserved, RAZ/WI</td>
</tr>
</tbody>
</table>
B3.5 Protected Memory System Architecture, PMSAv6

ARMv6-M supports the Protected Memory System Architecture (PMSAv6) as an optional extension. A Memory Protection Unit (MPU) implements PMSA to protect the system address space by dividing the memory into regions and controlling access rights.

The number of supported regions is IMPLEMENTATION DEFINED. PMSAv6 can support subregions as small as 32 bytes, but the limited register resources in the 4GB address space mean the MPU provides an inherently coarse-grained protection scheme. The scheme is completely predictive, with all control information held in registers that are closely-coupled to the processor.

It is IMPLEMENTATION DEFINED whether a processor includes the PMSAv6 Extension, but if it does, it must also implement the Unprivileged/Privileged Extension. If a processor implements the PMSA Extension, the MPU coexists with the system memory map described in The system address map on page B3-258 as described in this section.

The MPU controls access rights to physical addresses. It does not perform address translation.

When the MPU is disabled or not present, the system uses the default system memory map shown in Table B3-1 on page B3-259. When the MPU is enabled, the enabled regions define the system address map with the following restrictions:

- Accesses to the PPB always uses the default system memory map.
- Exception vector reads from the Vector Address Table always use the default system memory map.
- The architecture restricts how the MPU can change the default system memory map attributes for regions in System space, that is, for addresses 0xE0000000 and higher, as follows:
  - System space is always XN, Execute Never
  - the MPU can map System space regions that default to Device memory as Strongly-Ordered memory
  - the effect of remapping a System space region that defaults to Device memory as Normal memory is UNPREDICTABLE.
- When the MPU is enabled, the processor can be configured to use the default system memory map when processing NMI and HardFault exceptions.
- the default system memory map can be configured to provide a background region for privileged accesses. The background region acts as region number -1 and all memory regions configured in the MPU have higher priority than the default memory map.
- A memory access to an address that matches in more than one region uses the highest matching region number for the access attributes.
- A memory access that does not match all access conditions of a region address match, with the MPU enabled, or a background or default memory map match, generates a fault.
B3.5.1 PMSAv6 MPU operation

ARMv6-M only supports a unified memory model. All enabled regions provide support for instruction and data accesses. ARMv6-M does not support memory maps that are defined independently for instruction and data accesses. However, privileged software can use the XN attribute in the MPU_RASR to specify whether the processor can execute instructions from each region, see MPU Region Attribute and Size Register, MPU_RASR on page B3-298.

Privileged software can configure the base address, size and attributes of a region, but all regions must be naturally aligned.

The size of memory regions, in bytes, is a power of 2. The supported sizes are $2^N$, where $8 \leq N \leq 32$. Where there is an overlap between two regions, the region with the highest region number takes priority.

Sub-region support

The MPU can divide each region into eight sub-regions of size $2^{(N-3)}$ and disable the sub-regions on an individual basis. When the processor generates a memory access, the MPU compares the requested memory address with the programmed memory regions. When a sub-region is disabled, an access match is required from another region, or background matching if enabled. If an access match does not occur a fault is generated. See MPU Region Attribute and Size Register, MPU_RASR on page B3-298.

MPU pseudocode

The following pseudocode defines the operation of an ARMv6-M MPU. The terms used align with the MPU register names and bit field names described in Register support for PMSAv6 in the SCS on page B3-293. Access permission checking on page B2-252 defines the CheckPermission() function.

```c
// ValidateAddress()
// ================

AddressDescriptor ValidateAddress(bits(32) address, boolean ispriv, boolean iswrite, boolean isinstrfetch)

  boolean isvectortablelookup; // TRUE if address associated with exception entry

  AddressDescriptor result;
  Permissions perms;

  result.physicaladdress = address;
  result.memattrs = DefaultMemoryAttributes(address);
  perms = DefaultPermissions(address);

  hit = FALSE; // assume no valid MPU region and not using default memory map

  isPPBaccess = (address<31:20> == '111000000000');

  if isvectortablelookup || isPPBaccess then
    hit = TRUE; // use default map for PPB and vector table lookups
  elseif MPU_CTRL.ENABLE == '0' then
```

---

```
```
if MPU_CTRL.HFNMIENA == '1' then UNPREDICTABLE
else hit = TRUE;           // always use default map if MPU disabled

elsif MPU_CTRL.HFNMIENA == '0' && (ExecutionPriority() < 0) then
    hit = TRUE;              // optionally use default for HardFault and NMI

else // MPU is enabled so check each individual region
    if (MPU_CTRL.PRIVDEFENA == '1') && ispriv then
        hit = TRUE;          // optional default as background for Privileged accesses
    
    for r = 0 to (UInt(MPU_TYPE.DREGION) - 1) // highest matching region wins
        bits(16) size_enable   = MPU_RASR[r]<15:0>;
        bits(32) base_address = MPU_RBAR[r];
        bits(16) access_control = MPU_RASR[r]<31:16>;
        
        if size_enable<0> == '1' then // MPU region enabled so perform checks
            lsbit = UInt(size_enable<5:1>) + 1;
            if lsbit < 8 then UNPREDICTABLE;

            if lsbit == 32 || address<31:lsbit> == base_address<31:lsbit> then
                subregion = UInt(address<lsbit-1:lsbit-3>);
                if size_enable<subregion+8> == '0' then
                    texcb = access_control<5:3,1:0>;
                    S = access_control<2>;
                    perms.ap = access_control<10:8>;
                    perms.xn = access_control<12>;
                    result.memattrs = DefaultTEXDecode(texcb,S);
                    hit = TRUE;
            
            if address<31:29> == '111' then // enforce System space execute never
                perms.xn = TRUE;

        
        if hit then // perform check of acquired access permissions
            CheckPermission(perms, address, iswrite, ispriv, isinstrfetch);
        else         // take HardFault if no MPU match or use of default not enabled
            ExceptionTaken(Hardfault);

    return result;

// DefaultTEXDecode()
// ==================

MemoryAttributes DefaultTEXDecode(bits(5) texcb, bit S)

MemoryAttributes memattrs;

case texcb of
    when '00000'
        memattrs.type = MemType_StronglyOrdered;
        memattrs.innerattrs = '00';  // Non-cacheable
        memattrs.shareable = TRUE;
    when '00001'
        memattrs.type = MemType_Device;

memattrs.innerattrs = '00'; // Non-cacheable
memattrs.shareable = TRUE;
when '0001x'
    memattrs.type = MemType_Normal;
    memattrs.innerattrs = texcb<1:0>;
    memattrs.shareable = (S == '1');
otherwise
    UNPREDICTABLE; // reserved cases

    // Outer attributes are the same as the inner attributes in all cases.
    memattrs.outerattrs = memattrs.innerattrs;

    return memattrs;

**MPU fault support**

Instruction or data access violations cause a HardFault exception to be generated, see *Fault behavior* on page B1-236.
B3.5.2 Register support for PMSAv6 in the SCS

The MPU registers are located in the SCS. All of these registers are 32-bits wide and are word accessible only and their addresses are mapped as little endian.

The MPU registers require privileged memory accesses for reads and writes. Any unprivileged access generates a HardFault.

If an ARMv6-M implementation does not support PMSAv6, only the MPU Type Register is required. The MPU Control Register is RAZ/WI, and all other registers in this region are reserved, UNK/SBZP.

Table B3-24 shows the MPU registers.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Reset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000ED90</td>
<td>MPU_TYPE</td>
<td>RO</td>
<td>IMPLEMENTATION DEFINED</td>
<td>MPU Type Register, MPU_TYPE on page B3-294</td>
</tr>
<tr>
<td>0xE000ED94</td>
<td>MPU_CTRL</td>
<td>RW</td>
<td>0x00000000</td>
<td>MPU Control Register, MPU_CTRL on page B3-295</td>
</tr>
<tr>
<td>0xE000ED98</td>
<td>MPU_RNR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>MPU Region Number Register, MPU_RNR on page B3-296</td>
</tr>
<tr>
<td>0xE000ED9C</td>
<td>MPU_RBAR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>MPU Region Base Address Register, MPU_RBAR on page B3-297</td>
</tr>
<tr>
<td>0xE000EDA0</td>
<td>MPU_RASR</td>
<td>RW</td>
<td>UNKNOWN</td>
<td>MPU Region Attribute and Size Register, MPU_RASR on page B3-298</td>
</tr>
<tr>
<td>0xE000EDA4 - 0xE000EDEF</td>
<td>-</td>
<td>…</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
B3.5.3 MPU Type Register, MPU_TYPE

The MPU_TYPE register characteristics are:

**Purpose**
The MPU Type Register indicates how many regions the MPU supports. Software can use it to determine if the processor implements an MPU.

**Usage constraints**
There are no usage constraints.

**Configurations**
Always implemented, even in implementations without PMSAv6.

**Attributes**
See Table B3-24 on page B3-293.

Figure B3-18 shows the MPU_TYPE register bit assignments.

```
  | 31 | 24-23 | 16-15 | 8 | 7 | 1 | 0 |
  +-----------------+-----------------+---------+---+---+---+---+
  | Reserved        | IREGION         | DREGION |   |   |   |   |
  +-----------------+-----------------+---------+---+---+---+---+
```

**Figure B3-18 MPU_TYPE Register bit assignments**

Table B3-25 shows the MPU_TYPE Register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[23:16]</td>
<td>IREGION</td>
<td>Instruction region. RAZ. ARMv6-M only supports a unified MPU.</td>
</tr>
<tr>
<td>[15:8]</td>
<td>DREGION</td>
<td>Number of regions supported by the MPU. If this field reads-as-zero the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>processor does not implement an MPU.</td>
</tr>
<tr>
<td>[7:1]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[0]</td>
<td>SEPARATE</td>
<td>Indicates support for separate instruction and data address maps. RAZ.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ARMv6-M only supports a unified MPU.</td>
</tr>
</tbody>
</table>
B3.5.4 MPU Control Register, MPU_CTRL

The MPU_CTRL Register characteristics are:

**Purpose**
Enables the MPU, and when the MPU is enabled, controls whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs.

**Usage constraints**
If no regions are enabled and the PRIVDEFENA and ENABLE bits are set, only privileged code can execute from the system address map.

**Configurations**
If the MPU is not implemented, this register is RAZ/WI.

**Attributes**
See Table B3-24 on page B3-293.

Figure B3-19 shows the MPU_CTRL Register bit assignments.

![Figure B3-19 MPU_CTRL Register bit assignments](image)

Table B3-26 shows the MPU_CTRL Register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:3]</td>
<td>- Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>[2]</td>
<td>PRIVDEFENA</td>
<td>When the ENABLE bit is set to 1, the meaning of this bit is:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>* 0  Disables the default memory map. Any instruction or data access that does not access a defined region faults.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>* 1  Enables the default memory map as a background region for privileged access. <em>The system address map</em> on page B3-258 describes the default memory map.</td>
</tr>
</tbody>
</table>

When the ENABLE bit is set to 0, the processor ignores the PRIVDEFENA bit.
If no regions are enabled and the PRIVDEFENA and ENABLE bits are set to 1, only privileged code can execute from the system address map.

### B3.5.5 MPU Region Number Register, MPU_RNR

The MPU_RNR characteristics are:

**Purpose**
Selects the region currently accessed by MPU_RBAR and MPU_RASR.

**Usage constraints**
Used with MPU_RBAR and MPU_RASR, see *MPU Region Base Address Register, MPU_RBAR* on page B3-297, and *MPU Region Attribute and Size Register, MPU_RASR* on page B3-298.

If an implementation supports $N$ regions then the regions number from 0 to ($N$-1), and the effect of writing a value of $N$ or greater to the REGION field is UNPREDICTABLE.

**Configurations**
Implemented only if the processor implements an MPU.

**Attributes**
See Table B3-24 on page B3-293.

Figure B3-20 shows the MPU_RNR bit assignments.
Table B3-27 shows the MPU_RNR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[7:0]</td>
<td>REGION</td>
<td>Indicates the memory region accessed by MPU_RBAR and MPU_RSAR</td>
</tr>
</tbody>
</table>

Normally, software must write the required region number to MPU_RNR to select the required memory region, before accessing MPU_RBAR or MPU_RSAR. However, the MPU_RBAR.VALID bit provides an alternative way of writing to MPU_RBAR to update a region base address without first writing the region number to MPU_RNR, see *MPU Region Base Address Register, MPU_RBAR*.

**B3.5.6 MPU Region Base Address Register, MPU_RBAR**

The MPU_RBAR characteristics are:

**Purpose**

Holds the base address of the region identified by MPU_RNR. On a write, can also be used to update the base address of a specified region, in the range 0 to 15, updating MPU_RNR with the new region number.

**Usage constraints**

Normally, used with MPU_RBAR, see *MPU Region Number Register, MPU_RNR* on page B3-296.

The minimum region alignment required by an MPU_RBAR is IMPLEMENTATION DEFINED. See the register description for more information about permitted region sizes.

If an implementation supports \( N \) regions then the regions number from 0 to \( (N-1) \).

If \( N \) is less than 16 the effect of writing a value of \( N \) or greater to the REGION field is UNPREDICTABLE.

**Configurations**

Implemented only if the processor implements an MPU.

**Attributes**

See Table B3-24 on page B3-293.

Figure B3-21 shows the MPU_RBAR bit assignments.
Table B3-28 shows the MPU_RBAR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>ADDR</td>
<td>Base address of the region.</td>
</tr>
<tr>
<td>[7:5]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[4]</td>
<td>VALID</td>
<td>On writes to the register, indicates whether the write must update the base address of the region identified by the REGION field. updating the MPU_RNR to indicate this new region:</td>
</tr>
<tr>
<td>0</td>
<td>Update the base address of the region indicated by MPU_RNR, ignoring the value of the REGION field.</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Update the least-significant four bits of the MPU_RNR.REGIONS REGION field with MPU_RBAR.REGIONS REGION field value, writing 0b0000 to bits [7:4] of the MPU_RBAR.REGIONS REGION field, and updating the base address of that region. This bit reads as zero.</td>
<td></td>
</tr>
<tr>
<td>[3:0]</td>
<td>REGION</td>
<td>On writes, can specify the number of the region to update, see VALID field description. On reads, returns bits [3:0] of MPU_RNR.</td>
</tr>
</tbody>
</table>

Software can find the minimum size of region supported by an MPU region by writing all ones to MPURBAR[31:5] for that region, and then reading the register to find the value saved to bits [31:5]. The number of trailing zeros in this bit field indicates the minimum supported alignment and therefore the supported region size. An implementation must support all region size values from the minimum supported to 4GB, see the description of the MPU_RASR.SIZE field in MPU Region Attribute and Size Register, MPU_RASR.

Software must ensure that the value written to the ADDR field aligns with the size of the selected region.

B3.5.7 MPU Region Attribute and Size Register, MPU_RASR

The MPU_RASR characteristics are:

- **Purpose**: Defines the size, access behavior, and memory type of the region identified by MPU_RNR, and enables that region.

- **Usage constraints**: Used with MPU_RBAR, see MPU Region Number Register, MPU_RNR on page B3-296.

  - Writing a SIZE value greater than the maximum size supported by the corresponding MPU_RBAR has an UNPREDICTABLE effect.

  - The smallest supported region size is 256 bytes. This restricts the lowest possible value of SIZE.

- **Configurations**: Implemented only if the processor implements an MPU.

- **Attributes**: See Table B3-24 on page B3-293.
Figure B3-22 shows the MPU_RASR bit assignments.

Table B3-29 shows the MPU_RASR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:16]</td>
<td>ATTRS</td>
<td>The MPU Region Attribute field. This field has the following subfields, defined in Region attribute control on page B3-300:</td>
</tr>
<tr>
<td></td>
<td>XN</td>
<td>MPU_RASR[28]</td>
</tr>
<tr>
<td></td>
<td>AP[2:0]</td>
<td>MPU_RASR[26:24]</td>
</tr>
<tr>
<td></td>
<td>S</td>
<td>MPU_RASR[18]</td>
</tr>
<tr>
<td></td>
<td>C</td>
<td>MPU_RASR[17]</td>
</tr>
<tr>
<td></td>
<td>B</td>
<td>MPU_RASR[16]</td>
</tr>
<tr>
<td>[15:8]</td>
<td>SRD</td>
<td>Subregion Disable. For regions of 256 bytes or larger, each bit of this field controls whether one of the eight equal subregions is enabled, see Memory region subregions on page B3-300:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 subregion enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 subregion disabled.</td>
</tr>
<tr>
<td>[7:6]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[5:1]</td>
<td>SIZE</td>
<td>Indicates the region size.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The permitted values for SIZE are 7-31, that is 0b00111-0b11111. The associated region size, in bytes, is 2^(SIZE+1). SIZE field values less than 7 are reserved, because the smallest supported region size is 256 bytes.</td>
</tr>
</tbody>
</table>
Memory region subregions

The MPU divides the region into eight equally-sized subregions. Setting a bit in the SRD field to 1 disables the corresponding subregion:

- The least significant bit of the field, MPU_RASR[8], controls the subregion with the lowest address range.
- The most significant bit of the field, MPU_RASR[15], controls the subregion with the highest address range.

See Sub-region support on page B3-290 for more information.

Region attribute control

The MPU_RASR.ATTRS field defines the memory type, and where necessary the cacheable, shareable, and access and privilege properties of the memory region. Figure B3-22 on page B3-299 shows the subfields of this field, where:

- The TEX[2:0], C, and B bits together indicate the memory type of the region, and:
  - for Normal memory, the cacheable properties of the region
  - for Device memory, whether the region is shareable.

  See Table B3-30 on page B3-301 for the encoding of these bits.

- For Normal memory regions, the S bit indicates whether the region is shareable, see Table B3-30 on page B3-301. For Strongly-ordered and Device memory, the S bit is ignored.

- The AP[2:0] bits indicate the access and privilege properties of the region, see Table B3-31 on page B3-301.

- The XN bit is an Execute Never bit, that indicates whether the processor can execute instructions from the region, see Execute Never encoding on page B3-301.

### Table B3-29 MPU_RASR bit assignments (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enables this region:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 when the MPU is enabled, this region is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 When the MPU is enabled, this region is enabled.</td>
</tr>
</tbody>
</table>

Enabling a region has no effect unless the MPU_CTRL.ENABLE bit is set to 1, to enable the MPU.
The AP bits, AP[2:0], are used for access permissions. These are shown in Table B3-31.

### Table B3-30 TEX, C, B, and S encoding

<table>
<thead>
<tr>
<th>TEX&lt;sup&gt;a&lt;/sup&gt;</th>
<th>C</th>
<th>B</th>
<th>Memory type</th>
<th>Description, or Normal region cacheability</th>
<th>Shareable?</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
<td>0</td>
<td>Strongly-ordered</td>
<td>Strongly ordered</td>
<td>Shareable</td>
</tr>
<tr>
<td>000</td>
<td>0</td>
<td>1</td>
<td>Device</td>
<td>Shared device</td>
<td>Shareable</td>
</tr>
<tr>
<td>000</td>
<td>1</td>
<td>0</td>
<td>Normal</td>
<td>Outer and inner write-through, no write allocate</td>
<td>S bit&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
<tr>
<td>000</td>
<td>1</td>
<td>1</td>
<td>Normal</td>
<td>Outer and inner write-back, no write allocate</td>
<td>S bit&lt;sup&gt;b&lt;/sup&gt;</td>
</tr>
</tbody>
</table>

<sup>a</sup> All other combinations of TEX, C, and B are reserved.

<sup>b</sup> Shareable if the S bit is set to 1, Non-shareable if the S bit is set to 0.

The AP bits, AP[2:0], are used for access permissions. These are shown in Table B3-31.

### Table B3-31 Access permissions field encoding

<table>
<thead>
<tr>
<th>AP[2:0]</th>
<th>Privileged access</th>
<th>Unprivileged access</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>No access</td>
<td>No access</td>
<td>Any access generates a permission fault</td>
</tr>
<tr>
<td>001</td>
<td>Read and write</td>
<td>No access</td>
<td>Privileged access only</td>
</tr>
<tr>
<td>010</td>
<td>Read and write</td>
<td>Read only</td>
<td>Any unprivileged write generates a permission fault</td>
</tr>
<tr>
<td>011</td>
<td>Read and write</td>
<td>Read and write</td>
<td>Full access</td>
</tr>
<tr>
<td>100</td>
<td>UNPREDICTABLE</td>
<td>UNPREDICTABLE</td>
<td>Reserved</td>
</tr>
<tr>
<td>101</td>
<td>Read-only</td>
<td>No access</td>
<td>Privileged read-only</td>
</tr>
<tr>
<td>110</td>
<td>Read-only</td>
<td>Read-only</td>
<td>Privileged or unprivileged read-only</td>
</tr>
<tr>
<td>111</td>
<td>Read-only</td>
<td>Read-only</td>
<td>Privileged or unprivileged read-only</td>
</tr>
</tbody>
</table>

### Execute Never encoding

Setting the XN bit to 1 marks the region as Execute Never. For the processor to execute an instruction, the instruction must be in a memory region with:

- read access, indicated by the AP bits, for the appropriate privilege level
- the XN bit set to 0.
Otherwise an attempt to fetch the instruction results in an error and the processor generates a HardFault before attempting to execute the instruction. Table B3-32 shows the encoding of the XN bit:

### Table B3-32 Execute Never encoding

<table>
<thead>
<tr>
<th>XN</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Fetching and execution of instructions from this region are permitted</td>
</tr>
<tr>
<td>1</td>
<td>Neither fetching or execution of instructions from this region are permitted</td>
</tr>
</tbody>
</table>
Chapter B4
ARMv6-M System Instructions

This chapter describes the ARMv6-M system instructions. It contains the following sections:

- About the ARMv6-M system instructions on page B4-304
- ARMv6-M system instruction descriptions on page B4-305.
B4.1 About the ARMv6-M system instructions

As stated in Part A of this manual, ARMv6-M only executes instructions in Thumb state. Alphabetical list of ARMv6-M Thumb instructions on page A6-105 lists all the supported instructions. To support reading and writing the special-purpose registers under software control, ARMv6-M provides three system instructions, CPS, MRS, and MSR. These system instructions support reading and writing the special-purpose registers under software control.

Special register encodings used in ARMv6-M system instructions describes the encodings used for the <spec_reg> argument of the MSR and MRS instructions, and ARMv6-M system instruction descriptions on page B4-305 describes each of the system instructions.

B4.1.1 Special register encodings used in ARMv6-M system instructions

The syntax for the MSR and MRS system instructions includes a <spec_reg> argument, that compiles to a numeric value in the SYSm field of the instruction encodings. Table B4-1 lists the possible values of the <spec_reg> argument, and shows their encodings in the SYSm field.

<table>
<thead>
<tr>
<th>Special register</th>
<th>Contents</th>
<th>SYSm valuea</th>
</tr>
</thead>
<tbody>
<tr>
<td>APSR</td>
<td>The flags from previous instructions.</td>
<td>0 = 0b00000:000</td>
</tr>
<tr>
<td>IAPSR</td>
<td>A composite of IPSR and APSR.</td>
<td>1 = 0b00000:001</td>
</tr>
<tr>
<td>EAPSR</td>
<td>A composite of EPSR and APSR.</td>
<td>2 = 0b00000:010</td>
</tr>
<tr>
<td>XPSR</td>
<td>A composite of all three PSR registers.</td>
<td>3 = 0b00000:011</td>
</tr>
<tr>
<td>IPSR</td>
<td>The Interrupt status register.</td>
<td>5 = 0b00000:101</td>
</tr>
<tr>
<td>EPSR</td>
<td>The execution status register.(^b)</td>
<td>6 = 0b00000:110</td>
</tr>
<tr>
<td>IEPSR</td>
<td>A composite of IPSR and EPSR.</td>
<td>7 = 0b00000:111</td>
</tr>
<tr>
<td>MSP</td>
<td>The Main Stack pointer.</td>
<td>8 = 0b00001:000</td>
</tr>
<tr>
<td>PSP</td>
<td>The Process Stack pointer.</td>
<td>9 = 0b00001:001</td>
</tr>
<tr>
<td>PRIMASK</td>
<td>Register to mask out configurable exceptions.(^c)</td>
<td>16 = 0b00010:000</td>
</tr>
<tr>
<td>CONTROL</td>
<td>The CONTROL register, see The special-purpose CONTROL register on page B1-215.</td>
<td>20 = 0b00010:100</td>
</tr>
<tr>
<td>-</td>
<td>Reserved.</td>
<td>Other values</td>
</tr>
</tbody>
</table>

a. Binary value shown split into the fields used in the instruction operation pseudocode, SYSm<7:3>:SYSm<2:0>.

b. The EPSR bitfield exhibits RAZ behavior.

c. Raises the current priority to 0 when set to 1. This is a 1-bit register.
B4.2  ARMv6-M system instruction descriptions

The ARMv6-M system instructions are defined in this section:

•  \textit{CPS} on page B4-306
•  \textit{MRS} on page B4-308
•  \textit{MSR (register)} on page B4-310.

\textbf{Note}

In other ARM architecture profiles \textit{MSR (immediate)} is a valid instruction. In ARMv6-M, the \textit{MSR (immediate)} encoding is \textbf{UNDEFINED}. 
B4.2.1 CPS

Change Processor State changes the PRIMASK special-purpose register value.

**Assembler syntax**

```
CPS<effect>{<q>} i
```

where:

- `<effect>` Specifies the effect required on PRIMASK. This is one of:
  - IE  Interrupt Enable. This sets PRIMASK.PM to 0.
  - ID  Interrupt Disable. This sets PRIMASK.PM to 1.

- `{<q>}` See *Standard assembler syntax fields* on page A6-98. A CPS instruction must be unconditional.

- `i` Indicates that PRIMASK is affected. Raises the current priority to 0 when set to 1. PRIMASK is a 1-bit register, accessible only from privileged execution.

**Operation**

```
EncodingSpecificOperations();
if CurrentModeIsPrivileged() then
    PRIMASK.PM = im;
```

**Exceptions**

None.
Notes

Privilege

Any unprivileged code attempt to write the masks is ignored.

Masks and CPS

The CPSIE and CPSID instructions are equivalent to using an MSR instruction:

- the CPSIE i instruction is equivalent to writing a 0 into PRIMASK.PM
- the CPSID i instruction is equivalent to writing a 1 into PRIMASK.PM.

Visibility of changes in execution priority resulting from executing a CPS instruction

If execution of a CPS instruction:

- increases the execution priority, the CPS execution serializes that change to the instruction stream
- decreases the execution priority, the architecture guarantees only that the new priority is visible to instructions executed after either executing an ISB instruction, or performing an exception entry or exception return.
B4.2.2 MRS

Move to Register from Special Register moves the value from the selected special-purpose register into a general-purpose register.

Encoding T1  ARMv6-M, ARMv7-M  Enhanced functionality in ARMv7-M.
MRS <Rd>,<spec_reg>

| 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 0 (1) (1) (1) | 1 0 0 | Rd | SYSm |

\[d = \text{UInt}(\text{Rd});\]
\[\text{if } d \text{ IN } \{13,15\} || \text{!(UInt(SYSm) IN } \{0..3,5..9,16,20\}) \text{ then UNPREDICTABLE;}

Assembler syntax
MRS{<q>} <Rd>, <spec_reg>

where:

{<q>}  See Standard assembler syntax fields on page A6-98.

<Rd>  Specifies the destination register.

<spec_reg>  Encoded in SYSm, see Table B4-1 on page B4-304.

Operation
R[d] = 0;
\text{case } \text{SYSm}<7:3> \text{ of}
\hspace{1em}\text{case '00000'}
\hspace{1em}\text{if SYSm}<0> = '1' then
\hspace{2em}R[d]<8:0> = IPSR<8:0>;
\hspace{1em}\text{if SYSm}<1> = '1' then
\hspace{2em}R[d]<24> = '0';  // T-bit reads as zero
\hspace{1em}\text{if SYSm}<2> = '0' then
\hspace{2em}R[d]<31:27> = APSR<31:27>;
\hspace{1em}\text{when '00001'}
\hspace{1em}\text{case SYSm}<2:0> of
\hspace{2em}\text{when '000'}
\hspace{3em}R[d] = SP\_main;
\hspace{2em}\text{when '001'}
\hspace{3em}R[d] = SP\_process;
\hspace{2em}\text{when '00010'}
\hspace{2em}\text{case SYSm}<2:0> of
\hspace{3em}\text{when '000'}
\hspace{4em}R[d]<0> = PRIMASK\_PM;
\hspace{3em}\text{when '100'}
\hspace{4em}R[d]<1:0> = CONTROL<1:0>;

Encoding T1
ARMv6-M, ARMv7-M  Enhanced functionality in ARMv7-M.
Exceptions

None.

Notes

Privilege

An unprivileged read of any stack pointer or the IPSR returns 0.

EPSR

None of the EPSR bits are readable during normal execution. They all Read-As-Zero when read using MRS. Halting debug can read the EPSR bits using the register transfer mechanism.

Bit positions

The special-purpose program status registers, xPSR on page B1-212 defines the PSR bit positions.
B4.2.3 MSR (register)

Move to Special Register from ARM Register moves the value of a general-purpose register to the selected special-purpose register.

**Encoding T1**  ARMv6-M, ARMv7-M  Enhanced functionality in ARMv7-M.

MSR <spec_reg>,<Rn>

<table>
<thead>
<tr>
<th>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</th>
<th>1 0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>n = UInt(Rn);</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
| if n IN {13,15} || !((UInt(SYSm) IN {0..3,5..9,16,20}) then UNPREDICTABLE;

**Assembler syntax**

MSR{<q>} <spec_reg>, <Rn>

where:

{<q>} See Standard assembler syntax fields on page A6-98.

<Rn> Is the general-purpose register to receive the special register contents.

<spec_reg> Encoded in SYSm, see Table B4-1 on page B4-304.

**Operation**

case SYSm<7:3> of
  when '00000' if SYSm<2> == '0' then APSR = R[n]<31:27>; when '00001'
if CurrentModeIsPrivileged() then case SYSm<2:0> of
  when '000' SP_main = R[n]<31:2> : '00';
  when '001'
    SP_process = R[n]<31:2> : '00';
  when '0010'
if CurrentModeIsPrivileged() then case SYSm<2:0> of
  when '000' PRIMASK.PM = R[n]<0>;
  when '100'
    If CurrentMode == Mode_Thread then
      CONTROL.SPSEL = R[n]<1>;
      CONTROL.nPRIV = R[n]<0>;

Encoding T1  ARMv6-M, ARMv7-M  Enhanced functionality in ARMv7-M.
Exceptions

None.

Notes

Privilege  If the Unprivileged/Privileged Extension is included, the processor ignores writes from unprivileged Thread mode to any stack pointer, the EPSR, the IPSR, the masks, or CONTROL. If privileged software executes an MSR instruction that writes to CONTROL.nPRIV, the processor switches to unprivileged Thread mode execution.

After any Thread mode transition from privileged to unprivileged execution, software must issue an ISB instruction to ensure instruction fetch correctness.

IPSR  The IPSR fields are read-only. The processor ignores any attempt by privileged software to write to them.

EPSR  The EPSR fields are read-only. The processor ignores any attempt by privileged software to write to them.

Bit positions  The special-purpose program status registers, xPSR on page B1-212 defines how the fields of each of the PSRs map onto the composite xPSR.

Visibility of changes in execution priority resulting from executing an MSR instruction

If execution of an MSR instruction:

• increases the execution priority, the MSR execution serializes that change to the instruction stream

• decreases the execution priority, the architecture guarantees only that the new priority is visible to instructions executed after either executing an ISB, or performing an exception entry or exception return.
Part C
Debug Architecture
Chapter C1
ARMv6-M Debug

This chapter describes the ARMv6-M debug architecture. It contains the following sections:

• Introduction to ARMv6-M debug on page C1-316
• The Debug Access Port on page C1-318
• Overview of the ARMv6-M debug features on page C1-320
• Debug and reset on page C1-323
• Debug event behavior on page C1-324
• Debug register support in the SCS on page C1-328
• The Data Watchpoint and Trace unit on page C1-341
• Breakpoint Unit on page C1-351.
## C1.1 Introduction to ARMv6-M debug

Debug support is a key element of the ARM architecture. ARMv6-M debug is optional and only available where the Debug Extension is implemented. The features that the Debug Extension provides are a subset of those available in the ARMv7-M profile. The Debug Extension is limited to invasive debug that can configure and halt the processor using breakpoints, watchpoints or vector catching, and an optional non-invasive PC sampling feature that is accessible through the *Debug Access Port* (DAP), see *The Debug Access Port* on page C1-318.

Debug is accessed using the DAP. The DAP permits access to debug resources when the processor is running, halted, or held in reset. When a processor is halted, it is in Debug state.

---
**Note**
---

In ARMv6-M, processor access to the debug resources is IMPLEMENTATION DEFINED, see Table C1-1.

In addition to the *System Control Block* (SCB), *Debug Control Block* (DCB), and other debug controls within the SCS, other debug related resources are allocated fixed 4KB address regions within the *Private Peripheral Bus* (PPB) region of the ARMv6-M system address map. These resources are:

- *Debug Watchpoint and Trace* (DWT). This provides watchpoint support. Trace is not supported.
- *Breakpoint Unit* (BPU). This provides breakpoint support. The BPU is a subset of the *Flash Patch and Breakpoint* (FPB) block available in ARMv7-M.
- The ROM table. A table of entries providing a mechanism for a debugger to identify the debug infrastructure supported by the implementation.

These resources, together with the debug registers in the SCS, are accessible through the DAP interface. Table C1-1 shows the address ranges for the debug resources.

---
**Table C1-1 PPB debug related regions**
---

<table>
<thead>
<tr>
<th>Debug resource</th>
<th>Address Range</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Watchpoint and Trace</td>
<td>0xE0001000-0xE0001FFF</td>
<td><em>The Data Watchpoint and Trace unit</em> on page C1-341</td>
</tr>
<tr>
<td>Breakpoint Unit</td>
<td>0xE0002000-0xE0002FFF</td>
<td><em>Breakpoint Unit</em> on page C1-351</td>
</tr>
<tr>
<td>SCS</td>
<td>0xE00ED00-0xE00E8FF</td>
<td><em>Debug register support in the SCS</em> on page C1-328</td>
</tr>
<tr>
<td>System Control Block</td>
<td>0xE00ED00-0xE00E8F</td>
<td></td>
</tr>
<tr>
<td>Debug Control Block</td>
<td>0xE00EDF0-0xE00EFF</td>
<td></td>
</tr>
<tr>
<td>ARMv6-M ROM table</td>
<td>0xE00FF000-0xE00FFFFF</td>
<td><em>The Debug Access Port</em> on page C1-318</td>
</tr>
</tbody>
</table>
C1.1.1 Debug support in ARMv6-M

On any implementation of the ARMv6-M architecture:

- bit [0] of ROM table entries indicates whether the implementation includes the corresponding block, see The ARMv6-M ROM table on page C1-319
- if a block is implemented, debug registers might give additional information about the implemented features of that block.

Table C1-2 shows the bits that provide this information. For descriptions of the registers referred to in the table see:

- *Debug Exception and Monitor Control Register, DEMCR* on page C1-338
- *Control register, DWT_CTRL* on page C1-346
- *Breakpoint Control register, BP_CTRL* on page C1-352.

### Table C1-2 Determining the debug support in an ARMv6-M implementation

<table>
<thead>
<tr>
<th>ROM table entry</th>
<th>Meaning, and supplementary information</th>
</tr>
</thead>
<tbody>
<tr>
<td>ROMDWT[0]</td>
<td>If 0, there is no DWT support and DEMCR.TRCEA is UNK/SBZP. Otherwise, if DEMCR.DWTENA is 1, then the DWT_CTRL.NUMCOMP field indicates the number of implemented DWT comparators.</td>
</tr>
<tr>
<td>ROMBPU[0]</td>
<td>If 0, there is no BPU support. Otherwise the BP_CTRL.NUM_CODE field indicates the number of implemented BPU comparators.</td>
</tr>
</tbody>
</table>

### Recommended levels of debug

ARM recommends that ARMv6-M debug is implemented at one of the following levels:

- a minimum level with no debug support
- a basic level that requires a DAP and adds halting debug support.

The basic level of debug support includes implementation of:

- the DWT block, with support for:
  - external PC sampling using a PC sample register
  - at least one watchpoint.
- the BPU with support for at least one breakpoint.
C1.2 The Debug Access Port

Debug access is through the Debug Access Port (DAP), an implementation of the ARM Debug Interface v5 Architecture Specification (ADIv5). The DAP specification includes details on how a system can be interrogated to determine what debug resources are available, and how to access any ARMv6-M devices. The ROM table of information as described in Table C1-4 on page C1-319 is DAP accessible only and forms part of the Debug Extension. The general format of a ROM table entry is described in Table C1-3 on page C1-319.

A debugger can use a DAP interface to interrogate a system for memory access ports. The BASE register in a memory access port provides the address of the ROM table, or a series of ROM tables within a ROM table hierarchy. The memory access port can then be used to fetch the ROM table entries. See ARM Debug Interface v5 Architecture Specification for more information.

The typical sequence of events for software to enable ARMv6-M debug using the DAP is:

1. Enable the power-on bits for the debug logic in the DAP Debug Port control register.
2. Configure the appropriate DAP memory access port control register for word accesses.
3. Configure the system for halting debug by setting the DHCSR.C_DEBUGEN bit to 1, see Debug Halting Control and Status Register, DHCSR on page C1-331.
   - To halt the target immediately:
     a. set the DHCSR.C_HALT bit to 1
     b. read back the DHCSR.S_HALT bit, to confirm the target is halted, and therefore in Debug state
4. To use the watchpoint features, set the DEMCR.DWTENA bit to 1, see Debug Exception and Monitor Control Register, DEMCR on page C1-338 for more information.

See the ARM Debug Interface v5 Architecture Specification for more information on the DAP.

--- Warning ---

Accesses through the DAP can change system control and configuration fields while software is executing. **The architecture cannot give any guarantees about the consequences of using the DAP to update control and configuration fields that the processor might be using.**

C1.2.1 General rules applying to debug register access

The PPB address range 0x00000000 to 0x01000000, supports the following general rules:

- The region is defined as Strongly-ordered memory, see Strongly-ordered memory on page A3-53 and Memory access restrictions on page A3-54.
- Registers are always accessed little endian regardless of the endian state of the processor.
• Debug registers can only be accessed as a word access. Byte and halfword accesses are UNPREDICTABLE.

• Undocumented address space in the PPB is reserved.

• Unprivileged accesses to the PPB generate a HardFault error, and the PPB access is not permitted.

C1.2.2 The ARMv6-M ROM table

A valid ARMv6-M system includes a ROM table, that indicates the implemented debug components, and the position of those components in the memory map. Table C1-3 shows the format of a ROM table entry, and Table C1-4 shows the format of the ROM table.

Table C1-3 ROM table entry format

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:12]</td>
<td>Address offset</td>
<td>Signed base address offset of the component relative to the ROM base address.</td>
</tr>
<tr>
<td>[11:2]</td>
<td>Reserved</td>
<td>UNK/ SBZP</td>
</tr>
<tr>
<td>[1]</td>
<td>Format</td>
<td>0 8-bit format, not used by ARMv6-M.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 32-bit format.</td>
</tr>
<tr>
<td>[0]</td>
<td>Entry present</td>
<td>0 when bits [31:1] are not all zero, null entry, ignore this table entry.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 valid table entry.</td>
</tr>
</tbody>
</table>

For ARMv6-M all address offsets are negative. The entry 0x00000000 indicates the end of table marker.

Table C1-4 ARMv6-M DAP accessible ROM table

<table>
<thead>
<tr>
<th>Offset</th>
<th>Value</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>0xFFF0F003</td>
<td>SCS</td>
<td>Points to the SCS at 0xE0000000.</td>
</tr>
<tr>
<td>0x004</td>
<td>0xFFF02002 or 0xFFF02003</td>
<td>ROMDWT</td>
<td>Points to the DWT at 0xE0001000. Bit [0] is set to 1 if a DWT is fitted.</td>
</tr>
<tr>
<td>0x008</td>
<td>0xFFF03002 or 0xFFF03003</td>
<td>ROMBPU</td>
<td>Points to the BPU at 0xE0002000. Bit [0] is set to 1 if a BPU is fitted.</td>
</tr>
<tr>
<td>0x00C</td>
<td>0x00000000</td>
<td>End</td>
<td>End-of-table marker. It is IMPLEMENTATION DEFINED whether the table is extended with pointers to other system debug resources. The table entries must terminate with 0x00000000.</td>
</tr>
<tr>
<td>0x010 to 0xFFF</td>
<td>If unused, RAZ</td>
<td>For CoreSight compliance requirements, see Appendix A ARMv6-M CoreSight Infrastructure IDs.</td>
<td></td>
</tr>
</tbody>
</table>
C1.3 Overview of the ARMv6-M debug features

The ARMv6-M debug model has control and configuration integrated into the memory map. The Debug Access Port defined in the ARM Debug Interface v5 Architecture Specification provides the interface to a host debugger. Debug resources within ARMv6-M are as listed in Table C1-1 on page C1-316.

ARMv6-M supports the following debug related features:

- Processor halt. Control register support to halt the processor. This can occur asynchronously by assertion of an external signal, execution of a BKPT instruction, or from a debug event. A debugger can configure a debug event to occur, for example, on reset, or on entry to a HardFault.

- Step, with or without interrupt masking.

- Run, with or without interrupt masking.

- Register access. The Debug Control Block (DCB) supports debug requests, including reading and writing core registers when halted.

- Access to exception-related information through the System Control Space resources.

- Software breakpoints. The BKPT instruction is supported.

- BPU support for hardware breakpoints.

- Watchpoint support through the DWT.

- Access to all memory through the DAP.

Debug and reset on page C1-323 includes the ARMv6-M recommendations for the debug reset scheme.

C1.3.1 Debug authentication

ARM debug supports two generic signals for debug enable and to control invasive versus non-invasive debug as described in Table C1-5.

<table>
<thead>
<tr>
<th>DBGEN</th>
<th>NIDEN</th>
<th>Invasive debug permitted</th>
<th>Non-invasive debug permitted</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOW</td>
<td>LOW</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>LOW</td>
<td>HIGH</td>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>HIGH</td>
<td>X</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

For the microcontroller profiles ARMv6-M or ARMv7-M, the provision of DBGEN and NIDEN as actual signals is IMPLEMENTATION DEFINED. It is acceptable for DBGEN to be considered permanently enabled, that is DBGEN = HIGH, with control deferred to other enable bits within the profile specific debug architecture.
C1.3.2 External debug request

The EDBGRQ input is asserted by an external agent to signal an external debug request. An external debug request can cause a debug event and entry to Debug state as described in Debug event behavior on page C1-324. The debug event is reported in the DFSR.EXTERNAL status bit, see Debug Fault Status Register, DFSR on page C1-330.

When the processor is in Debug state, the HALTED output signal is asserted. HALTED reflects the DHCSR.S_HALT bit, see Debug Halting Control and Status Register, DHCSR on page C1-331. The signal can be used as a debug acknowledge for EDBGRQ.

EDBGRQ and HALTED assert HIGH. EDBGRQ is ignored when the processor is in Debug state.

C1.3.3 External restart request

It is IMPLEMENTATION DEFINED whether multiprocessing debug support is provided. An implementation with multiprocessing debug support is required to provide the ability to perform a linked restart of multiple processors. Two signals are required to support the multiprocessing restart mechanism:

- a DBGRESTART input
- a DBGRESTARTED output.

——— Note ————

In this section, multiprocessing support refers to any system that supports debug of more than one processor, whether the multiple processors are within a single device, or heterogeneous processors in a more complex system, for example an integrated system providing debug support for:

- an ARMv6-M processor and an ARMv7-A processor
- an ARMv6-M processor and a DSP.

DBGRESTART and DBGRESTARTED

DBGRESTART and DBGRESTARTED form a four-phase handshake, as shown in Figure C1-1.

Asserting DBGRESTART HIGH causes the processor to exit from Debug state. When DBGRESTART is asserted, it must be held HIGH until DBGRESTARTED is deasserted. DBGRESTART is ignored unless HALTED and DBGRESTARTED are asserted.

![Figure C1-1 DBGRESTART / DBGRESTARTED handshake](image-url)
Figure C1-1 on page C1-321 is diagrammatic only, and no timings are implied. The numbers in Figure C1-1 on page C1-321 have the following meanings:

1. If `DBGRESTARTED` is asserted HIGH the peripheral asserts `DBGRESTART` HIGH and waits for `DBGRESTARTED` to go LOW.
2. The processor drives `DBGRESTARTED` LOW to deassert the signal and waits for `DBGRESTART` to go LOW.
3. The peripheral drives `DBGRESTART` LOW to deassert the signal. This is the event that indicates to the processor that it can start the Debug to Non-debug state transition phase.
4. The processor leaves Debug state and asserts `DBGRESTARTED` HIGH.

In the process of leaving Debug state the processor clears the `HALTED` signal to LOW. It is IMPLEMENTATION DEFINED when this change occurs relative to the HIGH to LOW change in `DBGRESTART` and the LOW to HIGH change in `DBGRESTARTED`. 
C1.4 Debug and reset

ARMv6-M defines two levels of reset as stated in *Overview of the exceptions supported* on page B1-218:
- a Power-on reset
- a Local reset.

Typically, in an ARMv6-M implementation:
- a Power-on reset applies to both the processor and the debug components
- a Local reset applies only to the processor, and not to the debug components.

However, the ARMv6-M architecture requires only that a Power-on reset includes a Local reset. The actual reset scheme is IMPLEMENTATION DEFINED.

--- Note ---
- ARM recommends that ARMv6-M implementations include separate reset domains for Power-on reset and Local reset.
- ARMv6-M does not provide any means to:
  - debug a Power-on reset
  - differentiate Power-on reset from a Local reset.

Software can initiate a system reset as described in *Reset management* on page B1-240. It can use the reset vector catch control bit, DEMCR.VC_CORERESET, to generate a debug event when the processor comes out of reset. A debug event causes the processor to halt, entering Debug state, when DHCSR.C_DEBUGEN == 1, meaning halting debug is enabled.

The following bit fields are reset by a Power-on reset but not by a Local reset:
- fault flags in the DFSR, see *Debug Fault Status Register, DFSR* on page C1-330
- debug control in the DHCSR, see the notes associated with *Debug Halting Control and Status Register, DHCSR* on page C1-331
- the vector catch configuration bits, see *Debug Exception and Monitor Control Register, DEMCR* on page C1-338.

For reset and the DWT, see *DWT register summary* on page C1-345. For reset and the BPU, see *BPU register summary* on page C1-352.

The relationship with the debug logic reset and power control signals in the DAP is IMPLEMENTATION DEFINED. See the *ARM Debug Interface v5 Architecture Specification* for more information.
C1.5 Debug event behavior

A debug event causes one of the following to occur:

- Entry to Debug state. If halting debug is enabled, a debug event halts the processor in Debug state. Halting debug is enabled when the DHCSR.C_DEBUGEN bit is set to 1, see Debug Halting Control and Status Register, DHCSR on page C1-331.

- If DHCSR.C_DEBUGEN == 0, meaning halting debug is disabled, a breakpoint in the form of a BKPT instruction escalates to a HardFault and the processor ignores the other debug events. Whether the processor escalates a breakpoint generated by the BPU to a HardFault, or ignores it, is IMPLEMENTATION DEFINED. See Breakpoint Unit on page C1-351 for more information.

If halting debug is disabled and such a breakpoint occurs in an NMI or HardFault exception handler, the system locks up with an unrecoverable error. Handling of unrecoverable exceptions in general is described in Unrecoverable exception cases on page B1-238.

The Debug Fault Status Register contains a status bit for each debug event, see Debug Fault Status Register, DFSR on page C1-330. The bits are write-one-to-clear. These bits are set to 1 when a debug event causes the processor to halt or generate an exception. It is IMPLEMENTATION DEFINED whether the bits are updated when an event is ignored.

Table C1-6 provides a summary of halting debug support.

<table>
<thead>
<tr>
<th>Event cause</th>
<th>DFSR bit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Internal halt request</td>
<td>HALTED</td>
<td>Step command, processor halt request, and similar</td>
</tr>
<tr>
<td>Breakpoint</td>
<td>BKPT</td>
<td>Breakpoint from BKPT instruction or match in BPU</td>
</tr>
<tr>
<td>Watchpoint</td>
<td>DWTTRAP</td>
<td>Watchpoint match in DWT</td>
</tr>
<tr>
<td>Vector catch</td>
<td>VCATCH</td>
<td>DEMCR.VC_HARDERR or DEMCR.VC_CORERESET event match</td>
</tr>
<tr>
<td>External</td>
<td>EXTERNAL</td>
<td>EDBGRQ asserted</td>
</tr>
</tbody>
</table>

For a description of the vector catch feature, see Vector catch support on page C1-339.
C1.5.1 Debug stepping

ARMv6-M supports halting debug stepping. A debugger controls stepping in halting debug by writing to the DHCSR.C_STEP and DHCSR.C_HALT bits, see Debug Halting Control and Status Register, DHCSR on page C1-331.

When DHCSR.C_STEP is set to 1, and DHCSR.C_HALT is set to 0 in the same or a subsequent register write, the system:

1. Exits Debug state.

2. Performs one of the following:
   - Executes the next instruction. This is called instruction stepping.
   - Performs an exception entry sequence that stacks the next instruction context. The processor enters the exception handler according to the exception priority and late-arrival rules, and halts on the first instruction of the handler.
   - Executes the next instruction, at which point the exception model causes a change from the expected program flow:
     — The processor performs an exception entry sequence, according to the exception priority and late-arrival rules. The processor halts ready to execute the first instruction of the exception handler taken.
     — If the executed instruction is an exception return instruction, tail-chaining can cause entry to a new exception handler. The processor halts ready to execute the first instruction of the exception handler of the tail-chained exception.

   ______ Note _______

   The exception entry behavior is not recursive. Only a single PushStack() update can occur in a step sequence.

3. Sets the DFSR.HALTED bit to 1 and returns to Debug state.

Optionally, the debugger can set DHCSR.C_MASKINTS to 1 to prevent PendSV, SysTick, and external configurable interrupts from occurring. This is described as masking these interrupts. Table C1-7 on page C1-326 summarizes instruction stepping control.
When DHCSR.C_DEBUGEN is 1 and DHCSR.S_HALT is 0, meaning the system is running with halting debug enabled, the effect of modifying DHCSR.C_STEP or DHCSR.C_MASKINTS is UNPREDICTABLE.

When DHCSR.C_DEBUGEN is 0, the processor ignores the values of DHCSR.C_HALT, DHCSR.C_STEP and DHCSR.C_MASKINTS, and these values are UNKNOWN on DHCSR reads.

Note

If software clears DHCSR.C_HALT to 0 when the processor is in Debug state, a subsequent read of the DHCSR that returns 1 for both C_HALT and S_HALT indicates that the processor has re-entered Debug state because it has detected a new debug event.

### Table C1-7 Debug stepping control using the DHCSR

<table>
<thead>
<tr>
<th>C_HALT</th>
<th>C_STEP</th>
<th>C_MASKINTS</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>Exit Debug state and start instruction execution. Exceptions activate according to the exception configuration rules.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>Exit Debug state and start instruction execution. PendSV, SysTick and external configurable interrupts are disabled, otherwise exceptions activate according to standard configuration rules.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>Exit Debug state, step an instruction and halt. Exceptions activate according to the exception configuration rules.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>Exit Debug state, step an instruction and halt. PendSV, SysTick and external configurable interrupts are disabled, otherwise exceptions activate according to standard configuration rules.</td>
</tr>
<tr>
<td>1</td>
<td>x</td>
<td>x</td>
<td>Remain in Debug state.</td>
</tr>
</tbody>
</table>

a. Assumes the system is halted, with DHCSR.C_DEBUGEN == 1 and DHCSR.S_HALT == 1 when the write occurs.

b. The effect of a write to the DHCSR that changes C_MASKINTS is UNPREDICTABLE if either:
   • before the write, the value of C_HALT is 0
   • the same write to the DHCSR changes the value of C_HALT from 1 to 0.

To set C_MASKINTS to 1 and C_HALT to 0 a debugger must first write to the DHCSR to set C_MASKINTS to 1, and then write to the DHCSR again to set C_HALT to 0.
C1.5.2 Debug event prioritization

Debug events can be synchronous or asynchronous:

- The following are synchronous debug events:
  - Breakpoint debug events, caused by execution of a `BKPT` instruction or by a match in the BPU
  - Vector catch debug events
  - Step debug events, caused by DHCSR.C_STEP
- The following are asynchronous debug events:
  - Watchpoint debug events, including PC match watchpoints
  - DHCSR.C_HALT halt request debug events
  - EDBGRQ external halt request debug events.

A single instruction can generate a number of synchronous debug events. It can also generate a number of asynchronous exceptions. The following principles apply to the prioritization of those exceptions and debug events:

- An instruction fetch that generates an MPU fault, or an XN fault resulting from the default memory map, or a bus error, cannot generate a Breakpoint debug event.

- Step, Breakpoint and Vector catch debug events are associated with the instruction and are taken instead of executing the instruction. Therefore, when a Step, Breakpoint or Vector catch debug event occurs the processor does not generate any other synchronous exception or debug event that might have occurred as a result of executing the instruction.

  **Note**

  The Step debug event is taken on the instruction following the instruction being stepped. This means prioritization of the event applies relative to any other exception or debug event for the following instruction, not for the instruction being stepped.

- If a single instruction has more than one of the following debug events associated with it, it is **UNPREDICTABLE** which is taken:
  - Step
  - Breakpoint
  - Vector catch.

- An undefined instruction that generates a HardFault exception does not cause any memory access, and therefore cannot cause an MPU fault or external abort exception or a data match Watchpoint debug event.

- A memory access that generates an MPU fault cannot generate a data match Watchpoint debug event.

- All other synchronous exceptions and synchronous debug events are mutually exclusive, and are derived from decoding the instruction.

The ARM architecture does not define when asynchronous debug events are taken. Therefore the prioritization of asynchronous debug events is **IMPLEMENTATION DEFINED**.
C1.6 Debug register support in the SCS

The debug provision in the System Control Block comprises:

- Two handler-related flag bits, ISRPREEMPT and ISRPENDING, see *Interrupt Control State Register, ICSR* on page B3-265.
- The SHCSR, see *System Handler Control and State Register, SHCSR* on page C1-329.
- The DFSR, see *Debug Fault Status Register, DFSR* on page C1-330.

Although the SHCSR and DFSR are SCB registers, they are described in this section, with the other debug registers.

The architecture defines additional debug registers in the DCB. Table C1-8 shows these registers in address order. All registers are 32-bits wide. See the register descriptions for details of the reset values of the RW registers.

--- Note ---

The DWT, BPU, ROM table, DCB, and the SHCSR and DFSR registers are accessible through the DAP interface. Access from the processor is IMPLEMENTATION DEFINED.

---

Table C1-8 DCB register summary

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE000EDF0</td>
<td>DHCSR</td>
<td>RW</td>
<td><em>Debug Halting Control and Status Register, DHCSR</em> on page C1-331</td>
</tr>
<tr>
<td>0xE000EDF4</td>
<td>DCRSR</td>
<td>WO</td>
<td><em>Debug Core Register Selector Register, DCRSR</em> on page C1-335</td>
</tr>
<tr>
<td>0xE000EDF8</td>
<td>DCRDR</td>
<td>RW</td>
<td><em>Debug Core Register Data Register, DCRDR</em> on page C1-337</td>
</tr>
<tr>
<td>0xE000EDFC</td>
<td>DEMCR</td>
<td>RW</td>
<td><em>Debug Exception and Monitor Control Register, DEMCR</em> on page C1-338</td>
</tr>
<tr>
<td>0xE000EE00 to</td>
<td>-</td>
<td>-</td>
<td>Reserved for Debug Extension</td>
</tr>
<tr>
<td>0xE000EEFF</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
C1.6.1 System Handler Control and State Register, SHCSR

The SHCSR Register characteristics are:

**Purpose**  
Controls and provides the status of system handlers.

**Usage constraints**  
*Debug register support in the SCS* on page C1-328 describes access restrictions to the SHCSR.

**Configurations**  
Implemented only as part of the Debug Extension.

**Attributes**  
See Table B3-4 on page B3-263.

Figure C1-2 shows the SHCSR bit assignments.

![Figure C1-2 SHCSR bit assignments](image)

Table C1-9 shows the SHCSR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:16]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
<tr>
<td>[15]</td>
<td>SVCALLPENDED</td>
<td>0: SVCall is not pending.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: SVCall is pending&lt;sup&gt;a&lt;/sup&gt;.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit reflects the pending state on a read, and updates</td>
</tr>
<tr>
<td></td>
<td></td>
<td>the pending state, to the value written, on a write.</td>
</tr>
<tr>
<td>[14:0]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

<sup>a</sup> Pending state bits are set to 1 when an exception occurs, and are cleared to 0 when an exception becomes active.
C1.6.2 Debug Fault Status Register, DFSR

The DFSR characteristics are:

**Purpose**
Provides the top level reason why a debug event has occurred

**Usage constraints**
Writing 1 to a register bit clears that bit to 0.
A read of the HALTED bit by an instruction executed by stepping returns an UNKNOWN value. For more information see Debug stepping on page C1-325.

**Configurations**
Implemented only as part of the Debug Extension.

**Attributes**
See Table B3-4 on page B3-263. A Power-on reset clears the defined register bits to 0. A Local reset does not affect the value of the register.

Figure C1-3 shows the DFSR bit assignments.

![Figure C1-3 DFSR bit assignments]

Table C1-10 shows the DFSR bit assignments.

**Table C1-10 DFSR bit assignments**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[4]</td>
<td>EXTERNAL</td>
<td>Indicates an asynchronous debug event generated because of EDBGRQ being asserted:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 no EDBGRQ debug event.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 EDBGRQ debug event.</td>
</tr>
<tr>
<td>[3]</td>
<td>VCATCH</td>
<td>Indicates whether a vector catch debug event was generated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 no vector catch debug event generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 vector catch debug event generated.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The corresponding FSR shows the primary cause of the exception.</td>
</tr>
</tbody>
</table>
C1.6.3 Debug Halting Control and Status Register, DHCSR

The DHCSR characteristics are:

**Purpose**  
Controls halting debug.

**Usage constraints**  
- When C_DEBUGEN is set to 1, C_STEP and C_MASKINTS must not be modified when the processor is running.

  **Note**  
  S_HALT is 0 when the processor is running.

- When C_DEBUGEN is set to 0, the processor ignores the values of all other bits in this register.
- For more information on the use of DHCSR, see *Debug stepping* on page C1-325.

**Configurations**  
Implemented only as part of the Debug Extension.

**Attributes**  
See Table C1-8 on page C1-328.

Figure C1-4 on page C1-332 shows the DHCSR bit assignments.

### Table C1-10 DFSR bit assignments (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[2]</td>
<td>DWTTRAP</td>
<td>Indicates a debug event generated by the DWT:</td>
</tr>
</tbody>
</table>
|      |        | 0  
no debug events generated by the DWT.                                                             |
|      |        | 1  
at least one debug event generated by the DWT.                                                   |
| [1]  | BKPT   | Indicates a debug event generated by BKPT instruction execution or a breakpoint match in the BPU: |
|      |        | 0  
no breakpoint debug event.                                                                       |
|      |        | 1  
at least one breakpoint debug event.                                                            |
| [0]  | HALTED | Indicates a debug event generated by a C_HALT or C_STEP request, triggered by a write to the DHCSR: |
|      |        | 0  
no active halt request debug event.                                                                |
|      |        | 1  
halt request debug event active.                                                                  |

See *Debug Halting Control and Status Register, DHCSR* for more information.
Table C1-11 shows the DHCSR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Access</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:16]</td>
<td>DBGKEY</td>
<td>WO</td>
<td>Debug key: Softw are must write 0xA05F to this field to enable write accesses to bits [15:0], otherwise the processor ignores the write access.</td>
</tr>
<tr>
<td>[31:26]</td>
<td></td>
<td>RO</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
| [25]   | S_RESET_ST     | RO     | Indicates whether the processor has been reset since the last read of DHCSR:  
|        |                |        | 0: No reset since last DHCSR read.  
|        |                |        | 1: At least one reset since last DHCSR read.  
|        |                |        | This is a sticky bit, that clears to 0 on a read of DHCSR.                |
| [24]   | S_RETIRE_ST    | RO     | When not in Debug state, indicates whether the processor has completed the execution of an instruction since the last read of DHCSR:  
|        |                |        | 0: No instruction has completed since last DHCSR read.  
|        |                |        | 1: At least one instructions has completed since last DHCSR read.         
|        |                |        | This is a sticky bit, that clears to 0 on a read of DHCSR.                
|        |                |        | This bit is UNKNOWN:  
|        |                |        | • after a Local reset, but is set to 1 as soon as the processor completes execution of an instruction  
|        |                |        | • when S_LOCKUP is set to 1  
|        |                |        | • when S_HALT is set to 1.                                                  
|        |                |        | When the processor is not in Debug state, a debugger can check this bit to determine if the processor is stalled on a load, store or fetch access. |
| [23:20] |                | -      | Reserved                                                                 |
### Table C1-11 DHCSR bit assignments (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Access</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[19]</td>
<td>S_LOCKUP</td>
<td>RO</td>
<td>Indicates whether the processor is locked up because of an unrecoverable exception:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>See Unrecoverable exception cases on page B1-238 for more information.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit can only read as 1 when accessed by a remote debugger using the DAP. The value of 1 indicates that the processor is running but locked up. The bit clears to 0 when the processor enters Debug state.</td>
</tr>
<tr>
<td>[18]</td>
<td>S_SLEEP</td>
<td>RO</td>
<td>Indicates whether the processor is sleeping:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The debugger must set the DHCSR.C_HALT bit to 1 to gain control, or wait for an interrupt or other wakeup event to wakeup the system.</td>
</tr>
<tr>
<td>[17]</td>
<td>S_HALT</td>
<td>RO</td>
<td>Indicates whether the processor is in Debug state:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>[16]</td>
<td>S_REGRDY</td>
<td>RO</td>
<td>A handshake flag for transfers through the DCRDR:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Writing to DCRSR clears the bit to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Completion of the DCRDR transfer then sets the bit to 1.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>For more information about DCRDR transfers see Debug Core Register Data Register, DCRDR on page C1-337.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is only valid when the processor is in Debug state, otherwise the bit is UNKNOWN.</td>
</tr>
<tr>
<td>[15:4]</td>
<td></td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

**Note:**
- The bit [19] S_LOCKUP is read only when accessed by a remote debugger using the DAP.
- The bit [18] S_SLEEP is only read when the processor is in Sleep mode.
- The bit [17] S_HALT is only read when the processor is in Debug state.
- The bit [16] S_REGRDY is used for handshake transfers through the DCRDR.
- The bit [15:4] is reserved for future use.
Table C1-11 DHCSR bit assignments (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Access</th>
<th>Function</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>[3]</td>
<td>C_MASKINTS</td>
<td>RW</td>
<td>When debug is enabled, the debugger can write to this bit to mask PendSV, SysTick and external configurable interrupts:</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Do not mask.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Mask PendSV, SysTick and external configurable interrupts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The effect of any attempt to change the value of this bit is UNPREDICTABLE unless both:</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• before the write to DHCSR, the value of the C_HALT bit is 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• the write to the DHCSR that changes the C_MASKINTS bit also writes 1 to the C_HALT bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This means that a single write to DHCSR cannot set the C_HALT to 0 and change the value of the C_MASKINTS bit.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The bit does not affect NMI. When DHCSR.C_DEBUGEN is set to 0, the value of this bit is UNKNOWN.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>For more information about the use of this bit see Table C1-7 on page C1-326.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is UNKNOWN after a Power-on reset.</td>
<td></td>
</tr>
<tr>
<td>[2]</td>
<td>C_STEP</td>
<td>RW</td>
<td>Processor step bit. The effects of writes to this bit are:</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Single-stepping disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Single-stepping enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>For more information about the use of this bit see Table C1-7 on page C1-326.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is UNKNOWN after a Power-on reset.</td>
<td></td>
</tr>
<tr>
<td>[1]</td>
<td>C_HALT</td>
<td>RW</td>
<td>Processor halt bit. The effects of writes to this bit are:</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td>Request a halted processor to run.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>Request a running processor to halt.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Table C1-7 on page C1-326 shows the effect of writes to this bit when the processor is in Debug state.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is UNKNOWN after a Power-on reset.</td>
<td></td>
</tr>
</tbody>
</table>
C1.6.4 Debug Core Register Selector Register, DCRSR

The DCRSR characteristics are:

**Purpose**

With the DCRDR, see *Debug Core Register Data Register, DCRDR* on page C1-337, the DCRSR provides debug access to the ARM core registers and special-purpose registers. A write to DCRSR specifies the register to transfer, whether the transfer is a read or a write, and starts the transfer.

**Usage constraints**

This register is only accessible in Debug state.

For information about using this register see *Use of DCRSR and DCRDR* on page C1-338.

**Configurations**

Implemented only as part of the Debug Extension.

**Attributes**

See Table C1-8 on page C1-328.

Figure C1-5 shows the DCRSR bit assignments.

![Figure C1-5 DCRSR bit assignments](image-url)
Table C1-12 shows the DCRSR bit assignments

Table C1-12 DCRSR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:17]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[16]</td>
<td>REGWnR</td>
<td>Specifies the type of access for the transfer:</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>read.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>write.</td>
</tr>
<tr>
<td>[15:5]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[4:0]</td>
<td>REGSEL</td>
<td>Specifies the ARM core register or special-purpose register to transfer:</td>
</tr>
<tr>
<td></td>
<td>0b00000-0b01100</td>
<td>ARM core registers R0-R12. For example, 0b00000 specifies R0, and 0b00101 specifies R5.</td>
</tr>
<tr>
<td></td>
<td>0b01101</td>
<td>The current SP. See also values 0b10001 and 0b10010.</td>
</tr>
<tr>
<td></td>
<td>0b01110</td>
<td>LR.</td>
</tr>
<tr>
<td></td>
<td>0b01111</td>
<td>DebugReturnAddress, see <em>The DebugReturnAddress value</em>.</td>
</tr>
<tr>
<td></td>
<td>0b10000</td>
<td>xPSR.</td>
</tr>
<tr>
<td></td>
<td>0b10001</td>
<td>Main stack pointer, MSP.</td>
</tr>
<tr>
<td></td>
<td>0b10010</td>
<td>Process stack pointer, PSP.</td>
</tr>
<tr>
<td></td>
<td>0b10100</td>
<td><strong>Bits [31:24]</strong> CONTROL <strong>Bits [23:8]</strong> Reserved <strong>Bits [7:0]</strong> PRIMASK.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In each field, the valid bits are packed with leading zeros. For example, DCRDR[31:26] is 0b000000.</td>
</tr>
<tr>
<td></td>
<td>All other values are reserved.</td>
<td></td>
</tr>
</tbody>
</table>

--- Note ---

When the processor is in Debug state, the debugger must preserve the Exception number bits in the IPSR, otherwise behavior is UNPREDICTABLE.

---

The DebugReturnAddress value

DebugReturnAddress is the address of the first instruction to be executed on exit from Debug state. This address indicates the point in the execution stream where the debug event was invoked. For a hardware or a software breakpoint, this is the address of the breakpointed instruction. For all other debug events, including PC match watchpoints, DebugReturnAddress is the address of the first instruction that both:

- in a simple sequential execution of the program, executes after the instruction that caused the debug event
• has not been executed.

Before entering Debug state, the processor has executed all instructions that are earlier in a simple sequential execution of the program than the instruction indicated by DebugReturnAddress.

Bit [0] of a DebugReturnAddress value is RAZ/SBZ. When writing a DebugReturnAddress, writing bit [0] of the address does not affect the EPSR.T bit, see The special-purpose program status registers, xPSR on page B1-212.

### C1.6.5 Debug Core Register Data Register, DCRDR

The DCRDR characteristics are:

**Purpose**

With the DCRSR, see Debug Core Register Selector Register, DCRSR on page C1-335, the DCRDR provides debug access to the ARM core registers and special-purpose registers. The DCRDR is the data register for these accesses.

**Usage constraints**

See Use of DCRSR and DCRDR on page C1-338 for constraints that apply to particular transfers using the DCRSR and DCRDR.

**Configurations**

Implemented only as part of the Debug Extension.

**Attributes**

See Table C1-8 on page C1-328.

Figure C1-6 shows the DCRDR bit assignments

![Figure C1-6 DCRDR bit assignments](image)

Table C1-13 shows the DCRDR bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>DBGTMP</td>
<td>Data temporary cache, for reading and writing registers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This register is UNKNOWN:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• on reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• when DHCSR.S_HALT = 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• when DHCSR.S_REGRDY = 0 during execution of a DCRSR based transaction</td>
</tr>
<tr>
<td></td>
<td></td>
<td>that updates the register</td>
</tr>
</tbody>
</table>
Use of DCRSR and DCRDR

In Debug state, writing to the DCRSR clears the DHCSR.S_REGRDY bit to 0, and the processor then sets the bit to 1 when the transfer between the DCRDR and the ARM core register or special-purpose register completes. For more information about the DHCSR.S_REGRDY bit see Debug Halting Control and Status Register, DHCSR on page C1-331.

This means that:

• To transfer a data word to an ARM core register or special-purpose register, a debugger:
  1. Writes the required word to DCRDR.
  2. Writes to the DCRSR, with the REGSEL value indicating the required register, and the REGWnR bit as 1 to indicate a write access.
     This write clears the DHCSR S_REGRDY bit to 0.
  3. Polls DHCSR until DHCSR.S_REGRDY reads-as-one. This shows that the processor has transferred the DCRDR value to the selected register.

• To transfer a data word from an ARM core register or special-purpose register, a debugger:
  1. Writes to the DCRSR, with the REGSEL value indicating the required register, and the REGWnR bit as 0 to indicate a read access.
     This write clears the DHCSR S_REGRDY bit to 0.
  2. Polls DHCSR until DHCSR.S_REGRDY reads-as-one. This shows that the processor has transferred the value of the selected register to DCRDR.
  3. Reads the required value from DCRDR.

When using this mechanism to write to the ARM core registers or special-purpose registers:

• All bits of the xPSR registers are fully accessible. The effect of writing an illegal value is UNPREDICTABLE.

   ——— Note ———

   This differs from the behavior of MSR and MRS instruction accesses to the xPSR, where some bits RAZ, and some bits are ignored on writes.

   ———

• The debugger can write to the DebugReturnAddress, and on exiting Debug state the processor starts executing from this updated address.

C1.6.6 Debug Exception and Monitor Control Register, DEMCR

The DEMCR characteristics are:

<table>
<thead>
<tr>
<th>Purpose</th>
<th>Manages vector catch behavior and enables the DWT.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usage constraints</td>
<td>There are no usage constraints.</td>
</tr>
<tr>
<td>Configurations</td>
<td>Implemented only as part of the Debug Extension.</td>
</tr>
</tbody>
</table>
Attributes

See Table C1-8 on page C1-328. A Power-on reset sets all register bits to 0. A Local reset sets DWTENA to 0 but does not affect VC_HARDERR or VC_CORERESET.

Figure C1-7 shows the DEMCR bit assignments:

```
<table>
<thead>
<tr>
<th>31</th>
<th>25 24 23</th>
<th>11 10 9</th>
<th>1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>Reserved</td>
<td>Reserved</td>
<td></td>
</tr>
<tr>
<td>DWTENA</td>
<td>VC_HARDERR</td>
<td>VC_CORERESET</td>
<td></td>
</tr>
</tbody>
</table>
```

Figure C1-7 DEMCR bit assignments

Table C1-14 shows the DEMCR bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:25]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[24]</td>
<td>DWTENA</td>
<td>Global enable for all features configured and controlled by the DWT unit:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 DWT disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 DWT enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>When DWTENA is set to 0 DWT registers return UNKNOWN values on reads.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>In addition, it is IMPLEMENTATION DEFINED whether the processor ignores writes to the DWT while DWTENA is 0.</td>
</tr>
<tr>
<td>[23:11]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[10]</td>
<td>VC_HARDERR</td>
<td>Enable halting debug trap on a HardFault exception.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 halting debug trap disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 halting debug trap enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.</td>
</tr>
<tr>
<td>[9:1]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[0]</td>
<td>VC_CORERESET</td>
<td>Enable Reset Vector Catch. This causes a Local reset to halt a running system:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Reset Vector Catch disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Reset Vector Catch enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If DHCSR.C_DEBUGEN is set to 0, the processor ignores the value of this bit.</td>
</tr>
</tbody>
</table>

Vector catch support

Vector catch is the mechanism for generating a debug event and entering Debug state when a particular exception occurs.
The conditions for a vector catch are:

- DHCSR.C_DEBUGEN is set to 1
- one or both of DEMCR.VC_HARDERR or DEMCR.VC_CORERESET, the vector catch enable bits, is set to 1
- the associated exception becomes active.

When these conditions are met, the processor halts execution on the first instruction of the exception handler and enters Debug state.

--- Note ---

- Exception entry sets the Debug Fault Status Register bits to 1. A debugger can use these bits to help determine the source of the error. See Debug Fault Status Register, DFSR on page C1-330 for more information.
- The vector catch mechanism guarantees that the processor enters Debug state without executing any instruction after the instruction that caused the exception. However, saved context might include information on a lockup situation, or on a higher priority pending exception, for example a pending NMI exception detected on reset.

---

Late arrival and derived exceptions can occur, postponing when the processor halts. See Late-arriving exceptions on page B1-232 and Derived exceptions on exception entry on page B1-233 for more information.
C1.7 The Data Watchpoint and Trace unit

The Data Watchpoint and Trace (DWT) unit provides the following:

- external PC sampling using a PC sample register.
- comparators, that support:
  - watchpoints, for data address matching
  - PC watchpoints, for instruction address matching.

--- Note ---

The reporting behavior of a PC watchpoint is different from a BKPT instruction or breakpoint detection in a BPU, see Table C1-6 on page C1-324 for details.

The PC sampling feature, DWT_PCSR, and watchpoint support operate independently of each other. See Program counter sampling support on page C1-344 for more information. The number of watchpoints supported is defined in the DWT Control Register, DWT_CTRL, see Control register, DWT_CTRL on page C1-346. Watchpoint support uses a set of compare, mask and function registers:

- DWT_COMPx
- DWT_MASKx
- DWT_FUNCTIONx.

See Comparator registers, DWT_COMPx on page C1-347, Comparator Mask registers, DWT_MASKx on page C1-348, and Comparator Function registers, DWT_FUNCTIONx on page C1-349 for more information.

Watchpoint events result in a processor halt and entry to Debug state.

The following sections describe the DWT operation:

- The DWT comparators
- Program counter sampling support on page C1-344
- DWT register summary on page C1-345.

C1.7.1 The DWT comparators

The DWT_COMPx, DWT_MASKx, and DWT_FUNCTIONx register sets provide the programming interface for the type of match to perform, and the action to take on a match. The number of register sets supported is IMPLEMENTATION DEFINED and can be determined by reading the NUMCOMP field in the DWT_CTRL register.

ARMv6-M supports:
- data address matching and creation of a watchpoint event
- instruction address matching and creation of a PC watchpoint event.

This is controlled by the DWT_FUNCTIONx registers as illustrated in Table C1-15 on page C1-342.
DWT_COMPx contains the reference value COMP for the comparator. This value is compared against an input value to determine a match.

For instruction and data address matching the input value is masked. The number of input value bits masked, MASK, is defined in DWT_MASKx[4:0]. The maximum address mask range supported, up to 2GB, is IMPLEMENTATION DEFINED. An address match for a 32-bit instruction must match on the first halfword of the instruction. An address match on only the second halfword of a 32-bit instruction results in UNPREDICTABLE behavior.

Note

The recommended mechanism for generating a breakpoint on a single instruction address is to use the BPU, see Breakpoint Unit on page C1-351, where supported. The DWT based mechanism must be used to generate a PC matching event on a range of addresses.

---

### Table C1-15 General DWT function support

<table>
<thead>
<tr>
<th>DWT_FUNCTIONx Bits [3:0]</th>
<th>Comparator</th>
<th>Function Description/Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>-</td>
<td>Disabled</td>
</tr>
<tr>
<td>0001</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0010</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0011</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>0100</td>
<td>Iaddr</td>
<td>PC watchpoint event</td>
</tr>
<tr>
<td>0101</td>
<td>Daddr</td>
<td>Watchpoint event</td>
</tr>
<tr>
<td>0110</td>
<td>Daddr</td>
<td>Watchpoint event</td>
</tr>
<tr>
<td>0111</td>
<td>Daddr</td>
<td>Watchpoint event</td>
</tr>
<tr>
<td>1xxx</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

a. Daddr: data access address match. Iaddr: instruction address match.

A watchpoint event is asynchronous to the instruction that caused it. The DebugReturnAddress value for a watchpoint event must be that of an instruction to be executed after the instruction responsible for generating the watchpoint.
Instruction address matching

All comparators support instruction address matching. Comparator operation is UNPREDICTABLE unless:
• if masking is not used, the DWT_COMP value is halfword aligned
• if masking is used, the DWT_COMP value is the masked address for comparison.

For an instruction address match on the address of a NOP instruction, it is UNPREDICTABLE whether a watchpoint debug event occurs or not.

In the following cases, it is IMPLEMENTATION DEFINED whether a watchpoint debug event occurs on an instruction address match:
• the addressed instruction generates a Prefetch Abort exception
• the addressed instruction is executed with CPSR.T set to 0
• the addressed instruction generates a breakpoint debug event.

The comparator behavior is defined as follows:

```c
// InstructionAddressMatch()
// =================================

boolean InstructionAddressMatch(integer N, bits(32) Iaddr)

    assert N < UInt(DWT_CTRL.NUMCOMP);

    valid = DWT_FUNCTION[N].FUNCTION == '0100'; // Condition for selecting Iaddr
    if valid then
        mask = ZeroExtend(Ones(UInt(DWT_MASK[N].MASK)), 32);
        // UNPREDICTABLE if COMP does not meet alignment and masking conditions
        if !IsZero(DWT_COMP[N] AND mask) || IsZero(DWT_COMP[N]<0>) then UNPREDICTABLE;
        match = ((Iaddr AND NOT(mask)) == DWT_COMP[N]);
    else
        match = FALSE;

    return match;
```

Data address matching

It is IMPLEMENTATION DEFINED whether a vector table read performed as part of exception processing is considered as a memory read-access for the purpose of watchpoint matching. ARMv6-M only supports aligned accesses. Unaligned accesses take a HardFault exception as described in Alignment support on page A3-43 and Table B1-6 on page B1-237. Data address matching comparator behavior is defined as follows:

```c
// DataAddressMatch()
// ================

boolean DataAddressMatch(integer N, bits(32) Daddr, integer size, boolean read)

    assert N < UInt(DWT_CTRL.NUMCOMP);
    assert size == 1 || size == 2 || size == 4;
```
case DWT_FUNCTION[N].FUNCTION of
  when '0000'  valid = FALSE;  // Comparator disabled
  when '0100'  valid = FALSE;  // See InstructionAddressMatch()
  when '0101'  valid = read;
  when '0110'  valid = !read;
  when '0111'  valid = TRUE;
  otherwise  UNPREDICTABLE;     // Reserved settings

if valid then
  mask = ZeroExtend(Ones(UInt(DWT_MASK[N].MASK)), 32);
  if !IsZero(DWT_COMP[N] AND mask) then UNPREDICTABLE;

  case size
    when 1  comp = DWT_COMP[N];
    when 2  comp = DWT_COMP[N]<31:1>:'0';
    when 4  comp = DWT_COMP[N]<31:2>:'00';
  endcase
  match = ((Daddr AND NOT(mask)) == comp);
else
  match = FALSE;
end;
return match;

C1.7.2 Program counter sampling support

The DWT Program Counter Sampling Register, DWT_PCSR, is an IMPLEMENTATION DEFINED option in ARMv6-M. The register is defined so that a debugger can access it without changing the behavior of any code currently executing on the device. This provides a mechanism for coarse-grained non-intrusive profiling of code executing on the processor.

The DWT_PCSR is a word-accessible read-only register. Writes to the register are ignored. Byte or halfword reads are UNPREDICTABLE. When the register is read it returns one of the following:

- the address of an instruction recently executed by the processor
- 0xFFFFFFFF if DWT_PCSR is implemented and any of the following apply:
  — the processor is in Debug state
  — the processor is in a state and mode where non-invasive debug is not permitted
  — the address of a recently-executed instruction is not available.
- RAZ/WI if DWT_PCSR is not implemented.

Note

- There is no architectural definition of recently executed. The delay between an instruction being executed by the processor and its address appearing in the DWT_PCSR is not defined. There is no guaranteed relationship between the program counter for a piece of code designed to read the DWT_PCSR and the value read. The DWT_PCSR is intended only for use by an external agent to provide statistical information for code profiling. Read accesses made to the DWT_PCSR directly by the ARM processor can return an UNKNOWN value.
A debug agent must not rely on a return value of 0xFFFFFFFF to indicate that the processor is halted. The DHCSR.S_HALT bit must be used for this purpose.

The value read always references an instruction that would be executed in a simple sequential execution of the program. It is IMPLEMENTATION DEFINED whether instructions that do not pass their condition codes can be referenced, but ARM recommends that these instructions can be referenced.

An implementation must not sample any value that references an instructions that is fetched but not executed.

--- Note ---

A value that references an instruction that was abandoned to enable exception-handling is permitted.

---

A read access from the DWT_PCSR returns an UNKNOWN value when the DEMCR.DWTENA bit is set to 0.

### C1.7.3 DWT register summary

The DWT is programmed using the registers described in Table C1-16.

--- Note ---

The DWT, BPU, ROM table, DCB, and debug registers in the SCS are accessible through the DAP interface. Access from the processor is IMPLEMENTATION DEFINED.

---

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0001000</td>
<td>DWT_CTRL</td>
<td>RO</td>
<td>Control register, DWT_CTRL on page C1-346</td>
</tr>
<tr>
<td>0xE000101C</td>
<td>DWT_PCSR</td>
<td>RO</td>
<td>Program Counter Sample Register, DWT_PCSR on page C1-347</td>
</tr>
<tr>
<td>0xE0001020</td>
<td>DWT_COMPx</td>
<td>RW</td>
<td>Comparator registers, DWT_COMPx on page C1-347</td>
</tr>
<tr>
<td>0xE0001024</td>
<td>DWT_MASKx</td>
<td>RW</td>
<td>Comparator Mask registers, DWT_MASKx on page C1-348</td>
</tr>
<tr>
<td>0xE0001028</td>
<td>DWT_FUNCTIONx</td>
<td>RW</td>
<td>Comparator Function registers, DWT_FUNCTIONx on page C1-349</td>
</tr>
</tbody>
</table>
Control register, DWT_CTRL

The DWT_CTRL register characteristics are:

**Purpose**
Defines the number of comparators implemented.

**Usage constraints**
There are no usage constraints.

**Configurations**
Implemented as part of the Debug Extension.

**Attributes**
See Table C1-16 on page C1-345.

Figure C1-8 shows the DWT_CTRL register bit assignments.

![Figure C1-8 DWT_CTRL register bit assignments](image)

Table C1-17 shows the DWT_CTRL register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:28]</td>
<td>NUMCOMP</td>
<td>Number of comparators available:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>no comparator support.</td>
</tr>
<tr>
<td>[27:0]</td>
<td>-</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>
**Program Counter Sample Register, DWT_PCSR**

The DWT_PCSR characteristics are:

**Purpose**
Samples the current value of the program counter.

**Usage constraints**
The register value is **UNKNOWN** on reset.

--- **Note** ---
Unless DWT_PCSR reads as 0xFFFFFFFF, under the conditions described in *Program counter sampling support* on page C1-344, bit [0] is RAZ. When RAZ, bit [0] does not reflect instruction set state as is the case with similar functionality in other ARM architecture profiles.

**Configurations**
This register is an **IMPLEMENTATION DEFINED** option in ARMv6-M, see *Program counter sampling support* on page C1-344. If not implemented, this register is RAZ/WI.

**Attributes**
See Table C1-16 on page C1-345.

Figure C1-9 shows the DWT_PCSR bit assignments.

![Figure C1-9 DWT_PCSR bit assignments](image)

Table C1-18 shows the DWT_PCSR bit assignments.

**Table C1-18 DWT_PCSR bit assignments**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0]</td>
<td>EIASAMPLE</td>
<td>Executed Instruction Address sample value</td>
</tr>
</tbody>
</table>

**Comparator registers, DWT_COMPx**

The DWT_COMPx register characteristics are:

**Purpose**
Provides a reference value for use by comparator x.

**Usage constraints**
The value is **UNKNOWN** on reset.

**Configurations**
Implemented when DWT_CTRL.NUMCOMP is non-zero. DWT_CTRL.NUMCOMP defines the number of implemented DWT_COMPx registers, from 0 to (NUMCOMP-1). Unimplemented registers are UNK/SBZP.
Attributes
See Table C1-16 on page C1-345.

Figure C1-10 shows the DWT_COMPAT register bit assignments.

![Figure C1-10 DWT_COMPAT register bit assignments](image)

Table C1-19 shows the DWT_COMPAT register bit assignments.

### Table C1-19 DWT_COMPAT register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:0] COMP</td>
<td>Reference value for comparison. See The DWT comparators on page C1-341.</td>
<td></td>
</tr>
</tbody>
</table>

**Comparator Mask registers, DWT_MASKx**

The DWT_MASKx register characteristics are:

**Purpose**
Provides the size of the ignore mask applied to the access address range matching by comparator x.

**Usage constraints**
The value is UNKNOWN on reset.

**Configurations**
Implemented when DWT_CTRL.NUMCOMP is non-zero.
DWT_CTRL(NUMCOMP) defines the number of implemented DWT_MASKx registers, from 0 to (NUMCOMP-1). Unimplemented registers are UNK/SBZP.

**Attributes**
See Table C1-16 on page C1-345.

Figure C1-11 shows the DWT_MASKx register bit assignments.

![Figure C1-11 DWT_MASKx register bit assignments](image)
Table C1-20 shows the DWT_MASKx register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:5]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[4:0]</td>
<td>MASK</td>
<td>The size of the ignore mask applied to address range matching. See <em>The DWT comparators</em> on page C1-341 for the usage model. The mask range is IMPLEMENTATION DEFINED. Writing all ones to this field and reading it back can be used to determine the maximum mask size supported.</td>
</tr>
</tbody>
</table>

**Comparator Function registers, DWT_FUNCTIONx**

The DWT_FUNCTIONx register characteristics are:

**Purpose**
Controls the operation of the comparator DWT_COMPx.

**Usage constraints**
See the footnotes in *DWT_FUNCTIONx register bit assignments* on page C1-350 for the usage constraints of individual fields.

**Configurations**
Implemented when DWT_CTRL.NUMCOMP is non-zero. DWT_CTRL.NUMCOMP defines the number of implemented DWT_FUNCTIONx registers, from 0 to (NUMCOMP-1). Unimplemented registers are UNK/SBZP.

**Attributes**
See Table C1-16 on page C1-345.

Figure C1-12 shows the DWT_FUNCTIONx register bit assignments.

```
+---+---+---+---+---+---+---+---+
| 31| 25| 24| 23| 4 | 3 | 0 |
+---+---+---+---+---+---+---+
|    | Reserved |    | Reserved |    |     | FUNCTION |
+---+---+---+---+---+---+---+
```

**Figure C1-12 DWT_FUNCTIONx register bit assignments**

Table C1-21 on page C1-350 shows the DWT_FUNCTIONx register bit assignments.
### Table C1-21 DWT_FUNCTIONx register bit assignments

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>TYPE</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:25]</td>
<td>=</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
| [24]   | MATCHED  | RO   | Comparator match. It indicates that the operation defined by FUNCTION has occurred since the bit was last read:  
|        |          |      | 0 the associated comparator has matched.  
|        |          |      | 1 the associated comparator has not matched.  
|        |          |      | Reading the register clears this bit to 0.                          |
| [3:0]  | FUNCTION | RW   | Select action on comparator match. See Table C1-15 on page C1-342 for information about the values to use for FUNCTION.  
|        |          |      | This field is set to 0 on a Power-on reset.                          |
C1.8 Breakpoint Unit

The Breakpoint Unit (BPU) provides support for breakpoint functionality on instruction fetches.

C1.8.1 BPU operation

There are two types of register:

- a breakpoint control register, BP_CTRL
- breakpoint comparator registers, BP_COMPx.

The number of instruction address comparators is IMPLEMENTATION DEFINED and can be read from the BP_CTRL register, see Breakpoint Control register, BP_CTRL on page C1-352.

The BP_CTRL register provides a global enable bit for the BPU, along with ID fields indicating the numbers of Breakpoint Comparator registers provided.

Each Breakpoint Comparator Register includes its own enable bit that comes into effect when the global enable bit is set to 1. The comparators match instruction fetches from the Code memory region, meaning they operate only on instruction read accesses. The comparators do not match data read or data write accesses.

Address matching can be performed on the upper halfword, lower halfword or both halfwords:

- For 16-bit instructions, halfword matches always generate a breakpoint for the associated instruction.
- For 32-bit instructions, a breakpoint must be configured to match the first halfword or both halfwords of the instruction. It is UNPREDICTABLE whether breakpoint matches on only the address of the second halfword of a 32-bit instruction generate a debug event.

Note

It is IMPLEMENTATION DEFINED whether a breakpoint event is generated when debug is disabled, that is, when DHCSR.C_DEBUGEN == 0. When no breakpoint event is generated, the breakpointed instruction exhibits its normal architectural behavior. When a breakpoint event is generated, it is escalated to HardFault, see Debug event behavior on page C1-324.
C1.8.2 BPU register summary

Table C1-22 shows the BPU registers.

Note

The DWT, BPU, ROM table, and debug registers in the SCS are accessible through the DAP interface. Access from the processor is IMPLEMENTATION DEFINED.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xE0002000</td>
<td>BP_CTRL</td>
<td>RW</td>
<td>Breakpoint Control register, BP_CTRL</td>
</tr>
<tr>
<td>0xE0002008</td>
<td>BP_COMPx</td>
<td>RW</td>
<td>Breakpoint Comparator registers, BP_COMPx on page C1-354</td>
</tr>
</tbody>
</table>

Breakpoint Control register, BP_CTRL

The BP_CTRL register characteristics are:

**Purpose**

Provides BPU implementation information, and the global enable for the BPU.

**Usage constraints**

There are no usage constraints.

**Configurations**

Implemented as part of the Debug Extension.

**Attributes**

See Table C1-22.

Figure C1-13 shows the BP_CTRL register bit assignments.

![Figure C1-13 BP_CTRL register bit assignments](image-url)
Table C1-23 shows the BP_CTRL register bit assignments.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:8]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[7:4]</td>
<td>NUM_CODE</td>
<td>The number of breakpoint comparators. If NUM_CODE is zero, the implementation does not support any comparators.</td>
</tr>
<tr>
<td>[3:2]</td>
<td>-</td>
<td>Reserved</td>
</tr>
<tr>
<td>[1]</td>
<td>KEY</td>
<td>RAZ on reads, SBO, for writes. If written as zero, the write to the register is ignored.</td>
</tr>
<tr>
<td>[0]</td>
<td>ENABLE</td>
<td>Enables the BPU:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0  BPU is disabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1  BPU is enabled.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>This bit is set to 0 on a Power-on reset.</td>
</tr>
</tbody>
</table>
Breakpoint Comparator registers, BP_COMPx

The BP_COMPx register characteristics are:

**Purpose**
Holds a breakpoint address for comparison with instruction addresses in the Code memory region, see *The system address map* on page B3-258 for more information.

**Usage constraints**
A comparator can only be enabled when BP_CTRL.ENABLE is set to 1.

**Configurations**
Implemented when BP_CTRL.NUM_CODE is non-zero.

BP_CTRL.NUM_CODE defines the number of implemented BP_COMPx registers, from 0 to (NUM_CODE-1). Unimplemented registers are UNK/SBZP.

**Attributes**
See Table C1-22 on page C1-352.

Figure C1-14 shows the BP_COMPx register bit assignments.

![Figure C1-14 BP_COMPx register bit assignments](image)

**Table C1-24 BP_COMPx register bit assignments**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[31:30]</td>
<td>BP_MATCH</td>
<td>BP_MATCH defines the behavior when the COMP address is matched:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00 no breakpoint matching.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01 breakpoint on lower halfword, upper is unaffected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10 breakpoint on upper halfword, lower is unaffected.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11 breakpoint on both lower and upper halfwords.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>The field is UNKNOWN on reset.</td>
</tr>
<tr>
<td>[29]</td>
<td>-</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

Figure C1-14 BP_COMPx register bit assignments

Table C1-24 shows the BP_COMPx register bit assignments.
The field is unknown on Power-on reset.

<table>
<thead>
<tr>
<th></th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>[28:2] COMP</td>
<td>Stores bits [28:2] of the comparison address. The comparison address is compared with the address from the Code memory region. Bits [31:29] and [1:0] of the comparison address are zero.</td>
<td></td>
</tr>
</tbody>
</table>

[1] Reserved

[0] ENABLE Enables the comparator:

<table>
<thead>
<tr>
<th></th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>comparator is disabled.</td>
</tr>
<tr>
<td>1</td>
<td>comparator is enabled.</td>
</tr>
</tbody>
</table>

This bit is set to 0 on a Power-on reset.

--- Note ---

BP_CTRL.ENABLE must also be set to 1 to enable a comparator.
Part D
Appendices
Appendix A
ARMv6-M CoreSight Infrastructure IDs

This appendix describes the ARMv6-M implementation of the ARMv6-M CoreSight Infrastructure IDs. It contains the following section:

• *CoreSight infrastructure IDs for an ARMv6-M implementation* on page AppxA-360.
A.1 CoreSight infrastructure IDs for an ARMv6-M implementation

ARMv6-M implementations support SCS, BPU, and DWT blocks along with a ROM table as illustrated in Table C1-4 on page C1-319. The ROM table IDs are based on CoreSight, ARM's system debug architecture. The CoreSight Architecture Specification defines the CoreSight architecture programmers’ model. This defines a 4KB register space for each CoreSight component. Each 4KB register block subdivides into the following sections:

- a component ID, held in the Component ID Registers at offsets 0xFF0 to 0xFFF
- a peripheral ID, held in the Peripheral ID Registers at offsets 0xFD0 to 0xFE
- CoreSight management registers, at offsets 0x000 to 0xFCF
- device specific registers, at offsets 0x000 to 0xFFF.

To determine the topology of the ARMv6-M debug infrastructure, ROM table entries indicate whether a block is present. Presence of an entry guarantees support of the ARMv6-M programming requirements for the entry. Additional functionality requires additional support. ARM strongly recommends CoreSight as the recommended framework for this support.

A debugger can use the CPUID support in the SCS to determine details of the architecture variant and features that the processor supports.

Table A-1 shows the component ID and peripheral ID register formats.

<table>
<thead>
<tr>
<th>Address offset</th>
<th>Valuea</th>
<th>Symbol</th>
<th>Name</th>
<th>Contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFFC</td>
<td>0x000000B1</td>
<td>CID3</td>
<td>Component ID3</td>
<td>Preamble</td>
</tr>
<tr>
<td>0xFF8</td>
<td>0x0000005</td>
<td>CID2</td>
<td>Component ID2</td>
<td>Preamble</td>
</tr>
<tr>
<td>0xFF4</td>
<td>0x000000X0</td>
<td>CID1</td>
<td>Component ID1</td>
<td>Bits [7:4] Component Class</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bits [3:0] Preamble</td>
</tr>
<tr>
<td>0xFF0</td>
<td>0x000000D</td>
<td>CID0</td>
<td>Component ID0</td>
<td>Preamble</td>
</tr>
<tr>
<td>0xFE8</td>
<td>0x000000YY</td>
<td>PID3</td>
<td>Peripheral ID3</td>
<td>Bits [7:4] RevAnd, minor revision field</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bits [3:0], if non-zero, indicate a customer-modified block</td>
</tr>
<tr>
<td>0xFE8</td>
<td>0x000000YX</td>
<td>PID2</td>
<td>Peripheral ID2</td>
<td>Bits [7:4] Revision</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bit [3] == 1: JEDEC assigned ID fields</td>
</tr>
<tr>
<td>0xFE4</td>
<td>0x000000XY</td>
<td>PID1</td>
<td>Peripheral ID1</td>
<td>Bits [7:4] JEP106 ID code [3:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Bits [3:0] Part Number [11:8]</td>
</tr>
<tr>
<td>0xFE0</td>
<td>0x000000YY</td>
<td>PID0</td>
<td>Peripheral ID0</td>
<td>Part Number [7:0]</td>
</tr>
</tbody>
</table>

Table A-1 Component and Peripheral ID register formats
In ARMv6-M, all CoreSight registers are accessed as words. Any 8-bit or 16-bit registers defined in the CoreSight Architecture Specification are accessed as zero-extended words.

For more information about the registers and their bit fields, see the CoreSight programmers’ model in the CoreSight Architecture Specification.

Note

The JEDEC defined fields refer to the JEDEC JEP106 code of the block designer. The combination of part number and designer fields must be unique.

Table A-2 lists the CoreSight management registers.

Table A-2 ARMv6-M CoreSight management registers

<table>
<thead>
<tr>
<th>Component class</th>
<th>Address offset</th>
<th>Type</th>
<th>Register name</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x1, ROM table</td>
<td>0xFCC</td>
<td>RO</td>
<td>MEMTYPE</td>
<td>Bits [31:1] RAZ. Bit [0] is set to 1 to indicate the system memory is accessible through the DAP.</td>
</tr>
<tr>
<td>0x9, Debug component</td>
<td>0xFB4</td>
<td>RO</td>
<td>Lock Status (LSR)</td>
<td>Optional in ARMv6-M. For more information, see Architectural requirements for the Software Lock mechanism on page AppxA-362.</td>
</tr>
<tr>
<td>0x9, Debug component</td>
<td>0xFB0</td>
<td>WO</td>
<td>Lock Access (LAR)</td>
<td></td>
</tr>
</tbody>
</table>

a. For information on component classes, see the Component ID register information in CoreSight Architecture Specification.

ARM recommends that all reserved register space is CoreSight compliant or RAZ.
A.1.1 Architectural requirements for the Software Lock mechanism

The LAR and LSR registers shown in Table A-2 on page AppxA-361 provide the Software Lock mechanism for a CoreSight component. Access to these registers is defined independently for each interface to a component. This means that support for the Software Lock mechanism is defined independently for each interface. For a particular interface:

- if the Software Lock is supported, the LAR and LSR must be accessible using that interface, and:
  - LSR is read-only
  - LAR is write-only.
- if the Software Lock is not supported, the LAR and LSR locations are RAZ/WI.

ARM recommends that the Software Lock is not supported for accesses from the DAP. For the ARMv6-M architecture and the ARMv7-M architecture profile, it is IMPLEMENTATION DEFINED whether the Software Lock is supported for accesses from the DAP.

In addition, for ARMv6-M, the behavior of software accesses to a CoreSight component from the processor is IMPLEMENTATION DEFINED.
Appendix B
Deprecated and Obsolete Features

This appendix identifies deprecated and obsolete features in the ARMv6-M architecture. It contains the following sections:

• Deprecated features of the ARMv6-M architecture on page AppxB-364
• Obsolete features of the ARMv6-M architecture on page AppxB-365.
B.1 Deprecated features of the ARMv6-M architecture

Deprecated features of the Thumb instruction set that affect instructions supported by ARMv6-M are as follows:

- use of the PC as \(<Rd> \text{ or } <Rm>\) in a 16-bit ADD (SP plus register) instruction
- use of the SP as \(<Rm>\) in a 16-bit CMP (register) instruction
- use of \(<Rn>\) as the lowest-numbered register in the register list of a 16-bit STM instruction with base register writeback
- use of MOV (register) instructions in which both \(<Rd> \text{ and } <Rm>\) are the SP or PC.
B.2 Obsolete features of the ARMv6-M architecture

Early versions of the ARMv6-M architecture permitted the implementation of a version of the architecture
with the following characteristics:

- SP_process implemented as RAZ/WI
- CONTROL.SPSEL implemented as RAZ/WI
- the SVC instruction is UNDEFINED
- SCR, SHPR2 and SHPR3 implemented as RAZ/WI
- ICSR[28:25] implemented as RAZ/WI
- no support for the SVCall and PendSV exceptions.

ARM deprecates any implementation of the ARMv6-M architecture with these characteristics, and from the
introduction of the Unprivileged/Privileged and PMSA extensions such an implementation is obsolete.
Appendix C
ARMvc7-M Differences

This appendix compares the ARMvc6-M and ARMvc7-R architecture profiles, identifying their similarities and differences. It contains the following sections:

• ARMv6-M and ARMv7-M compatibility on page AppxC-368
• About the ARMv6-M and ARMv7-M architecture profiles on page AppxC-369
• Instruction support on page AppxC-370
• Programmers’ model support on page AppxC-371
• Memory model support on page AppxC-373
• System Control Space register support on page AppxC-375
• Debug support on page AppxC-377.
C.1 ARMv6-M and ARMv7-M compatibility

In general, ARMv6-M is upwardly compatible with ARMv7-M, meaning that application level and system level software developed for ARMv6-M can execute unmodified on ARMv7-M. Table C-1 provides information about the upward software compatibility paths between ARMv6-M and ARMv7-M when the architecture extensions are included.

<table>
<thead>
<tr>
<th>Software developed for</th>
<th>Is compatible with these implementations</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARMv6-M</td>
<td>ARMv6-M with Unprivileged/Privileged Extension</td>
</tr>
<tr>
<td></td>
<td>ARMv6-M with Unprivileged/Privileged Extension and PMSAv6-M</td>
</tr>
<tr>
<td></td>
<td>All ARMv7-M</td>
</tr>
<tr>
<td>ARMv6-M with Unprivileged/Privileged Extension</td>
<td>ARMv6-M with Unprivileged/Privileged Extension and PMSAv6</td>
</tr>
<tr>
<td></td>
<td>All ARMv7-M</td>
</tr>
<tr>
<td>ARMv6-M with Unprivileged/Privileged Extension and PMSAv6</td>
<td>ARMv7-M with PMSAv7</td>
</tr>
</tbody>
</table>
C.2 About the ARMv6-M and ARMv7-M architecture profiles

At the binary level, ARMv6-M is derived from, and software compatible with, ARMv7-M. This compatibility applies when moving from ARMv6-M to ARMv7-M only. ARMv7-M is not downward-compatible with ARMv6-M. The simplifications provided in ARMv6-M affect the application level, system level and debug capabilities. At the application level, ARMv6-M is backward-compatible with ARMv4T, ARMv5T and ARMv6 Thumb code.

By understanding the similarities and differences, it is possible to:

- minimize the effort required to support software across the range of Thumb devices
- generate a system architecture that enables straightforward migration from ARMv6-M to ARMv7-M.

Note Compatibility assumes that:

- system level support, such as memory provision and the number and assignment of interrupts, is the same, or a superset, of ARMv6-M.
- the initialization assures compatibility of ARMv6-M reserved registers. For example, CCR.UNALIGN_TRP = 1, and CCR.STKALIGN = 1.

See the ARMv7-M Architecture Reference Manual for a complete description of the ARMv7-M architecture.
C.3 Instruction support

ARMv6-M and ARMv7-M execute instructions in Thumb state only. In addition to the 16-bit Thumb instruction set as defined for ARMv6, ARMv6-M supports:

- the extended range form of the BL instruction
- an M-profile version of the 16-bit CPS system control instruction
- the M-profile versions of the 32-bit MRS, and MSR system control instructions
- the 32-bit DMB, DSB and ISB barrier instructions
- the 16-bit forms of the NOP-compatible hint instructions NOP, SEV, WFE, WFI and YIELD.

In addition, the ARMv7-M implementation of the Thumb instruction set includes an extensive set of 32-bit load, store and data processing instructions.

Note: ARMv6-M does not support exclusive access instructions such as LDREX, or STREX, or any form of atomic swap instruction. Software must take account of this in multiprocessing environments using shared memory.
C.4 Programmers’ model support

ARMv6-M, without the Unprivileged/Privileged Extension, supports privileged execution only, meaning that the system resources can always be configured and controlled. ARMv7-M supports privileged and unprivileged execution. While both profiles share a common exception entry and exit model, ARMv6-M has limitations in its support of exception types, and how they are configured and controlled. A general assumption is that faults are considered fatal in ARMv6-M with very limited support for fault recovery. Table C-2 compares the features of the two programmers’ models.

Table C-2 Programmers’ model feature comparison

<table>
<thead>
<tr>
<th>Unextended ARMv6-M</th>
<th>ARMv7-M</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default implementation includes privileged execution only.</td>
<td>Privileged and unprivileged execution supported.</td>
</tr>
<tr>
<td>Implementations with Unprivileged/Privileged Extension support privileged and unprivileged execution.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Configurable vector table base address.</td>
</tr>
<tr>
<td>It is IMPLEMENTATION DEFINED whether vector table base address is configurable.</td>
<td></td>
</tr>
<tr>
<td>Reset, NMI and HardFault fixed priority exceptions.</td>
<td>Reset, NMI and HardFault fixed priority exceptions.</td>
</tr>
<tr>
<td>SysTick and its exception support are optional.</td>
<td>SysTick is part of the base architecture.</td>
</tr>
<tr>
<td>Support for 4 levels of priority (2 bits), no priority grouping.</td>
<td>3-bit to 8-bit priority support including priority grouping.</td>
</tr>
<tr>
<td>Reduced exception priority management:</td>
<td>Dynamic exception priority control: PRIMASK, FAULTMASK, BASEPRI special-purpose registers. Dynamic management of configurable exceptions supported.</td>
</tr>
<tr>
<td>PRIMASK special-purpose register.</td>
<td></td>
</tr>
<tr>
<td>No support for changing the priority of configurable exceptions when they are active.</td>
<td></td>
</tr>
<tr>
<td>All faults reported as HardFault*.</td>
<td>MemManage, UsageFault and BusFault exceptions with support for escalation to HardFault.</td>
</tr>
<tr>
<td>No fault status information other than through debug support and DFSR. Faults considered fatal.</td>
<td>FAR and FSR support as applicable for all fault exceptions including debug. Supports recoverable faults.</td>
</tr>
<tr>
<td>Stack alignment is mandatory, see Stack alignment on exception entry on page B1-227.</td>
<td>Stack alignment is a configurable option, controlled by the CCR.STKALIGN bit.</td>
</tr>
<tr>
<td>Late-arrival exception selection on exception entry permitted.</td>
<td>Late-arrival exception selection on exception entry permitted.</td>
</tr>
<tr>
<td>No validity checks on exception return.</td>
<td>Exception return validity checks.</td>
</tr>
<tr>
<td>Up to 32 external interrupts in the NVIC.</td>
<td>Up to 496 external interrupts in the NVIC.</td>
</tr>
</tbody>
</table>
Table C-2 Programmers’ model feature comparison (continued)

<table>
<thead>
<tr>
<th>Unextended ARMv6-M</th>
<th>ARMv7-M</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default memory map with reduced capability MPU protected memory management option.</td>
<td>Default memory map with MPU protected memory management option.</td>
</tr>
<tr>
<td>A simplified set of memory-mapped system control registers in the System Control Space. Bit fields and whole registers in some cases become reserved in line with the reduced functionality.</td>
<td>See the <em>ARMv7-M Architecture Reference Manual</em> for a complete listing of the ARMv7-M base architecture and debug register support.</td>
</tr>
<tr>
<td>Debug support is in general both reduced and only available through the DAP.</td>
<td></td>
</tr>
<tr>
<td>Debug Extension supports halting debug only. No debug monitor support.</td>
<td>Debug support part of the base architecture. Debug monitor and halting debug support.</td>
</tr>
</tbody>
</table>

a. In ARMv6-M all synchronous faults are handled as a HardFault and can be considered as escalated faults.
C.5 Memory model support

ARMv6-M and ARMv7-M share a common default memory map. ARMv6-M and ARMv7-M also support PMSAv6 and PMSAv7, respectively, as architecture options.

ARMv7-M supports a continuation model for the LDM and STM instructions using the ICI bits in the EPSR. ARMv6-M does not support the ICI bits. If the instruction is abandoned because of an interrupt, it restarts rather than continuing on return from the exception. For this reason, ARMv6-M does not support use of Device or Strongly-ordered memory with multi-word load or store instructions.

C.5.1 Alignment support

ARMv6-M only supports naturally aligned memory accesses for 16-bit halfword and 32-bit word accesses using the LDR, LDRH, LDRSH, STR and STRH instructions. ARMv7-M supports unaligned accesses from these instructions.

--- Note ---
ARMv7-M has additional 32-bit instructions, not supported in ARMv6-M, that provide unaligned accesses.

C.5.2 Endian support

A configurable endian model is supported by both ARMv6-M and ARMv7-M. For more information, see Endian support on page A3-44.

ARMv6-M and ARMv7-M only support instruction fetches in little endian format. Where a big endian instruction format is required, the bus fabric must provided byte swapping within a halfword. The byte swap is required for instruction fetches only and must not occur on data accesses.

For example, for instruction fetches over a 32-bit bus:

\[
\begin{align*}
\text{PrefetchInstr}^{<31:24>} & \rightarrow \text{PrefetchInstr}^{<23:16>} \\
\text{PrefetchInstr}^{<23:16>} & \rightarrow \text{PrefetchInstr}^{<31:24>} \\
\text{PrefetchInstr}^{<15:8>} & \rightarrow \text{PrefetchInstr}^{<7:0>} \\
\text{PrefetchInstr}^{<7:0>} & \rightarrow \text{PrefetchInstr}^{<15:8>}
\end{align*}
\]

C.5.3 Exclusive access support

ARMv6-M does not support exclusive access instructions.

ARMv7-M supports the CLREX, LDREX, LDREXB, LDREXH, STREX, STREXB and STREXH instructions.

C.5.4 Cache support

ARMv6-M and ARMv7-M only support memory-mapped system caches.
C.5.5 PMSA support

ARMv6-M supports PMSA\textsuperscript{v6} as an architecture option, see \textit{Protected Memory System Architecture, PMSA\textsuperscript{v6}} on page B3-289.

If the PMSA\textsuperscript{v6} architecture option is not implemented, all associated Memory Protection Unit (MPU) registers are reserved.
C.6 System Control Space register support

Many registers or register fields present in ARMv7-M are reserved in ARMv6-M. Reserved fields relate to features not supported, or configurable features in ARMv7-M that are fixed in ARMv6-M.

C.6.1 Reserved registers in ARMv6-M

The following registers are defined in ARMv7-M and reserved in ARMv6-M:

- the System Control Register at address 0xE000ED10
- the Configuration and Control Register at address 0xE000ED14
- the System Handler Priority Register 1 at address 0xE000ED18
- the CPU attribute ID region from address 0xE000ED40 to 0xE000ED7F
- the Coprocessor Access Register at address 0xE000ED88
- the Software Trigger Interrupt Register at address 0xE000EF00
- the Configurable Fault Status Registers at address 0xE000ED28
- the HardFault Status Register at address 0xE000ED2C
- the MemManage Address Register at address 0xE000ED34
- the BusFault Address Register at address 0xE000ED38
- the Auxiliary Fault Status Register at address 0xE000ED3C.

Note

In ARMv6-M, the STKALIGN and UNALIGN_TRP functions are permanently enabled. This corresponds to the associated control bits in the ARMv7-M Configuration and Control register being implicitly fixed at 1. Similarly, the AIRCR.PRIGROUP field is assumed to RAZ.

For ARMv6-M, the following functionality is fixed in hardware and has no programming interface:

- stack alignment support, see Stack alignment on exception entry on page B1-227
- unaligned access trapping, see Alignment support on page A3-43
- priority grouping, see Priority grouping on page B1-222.

CPU attribute ID registers

ARMv6-M does not support the CPU attribute ID registers.

C.6.2 General Fault Status Registers

ARMv6-M only supports fault status information as part of the Debug Extension, provided by the SHCSR and DFSR. All other fault status resources in ARMv7-M are reserved in ARMv6-M.

ARMv6-M uses HardFault for all fault conditions. The different fault categories offered by ARMv7-M, that is, MemManage, BusFault and UsageFault, are always escalated to HardFault in ARMv6-M. See Priority escalation on page B1-223 for details.
C.6.3 System timer support

ARMv7-M includes an architected system timer, SysTick. ARMv6-M supports a compatible timer as an optional feature.

C.6.4 NVIC support

ARMv6-M supports a compatible NVIC to that supported in ARMv7-M. The only differences are:

- ARMv6-M only supports up to 32 external interrupts. The Interrupt Controller Type register is reserved in ARMv6-M.
- ARMv6-M does not support an Active Bit Register, the register location is reserved.
- ARMv6-M supports fewer priority levels than ARMv7-M.
C.7 Debug support

ARMv7-M supports the Debug Monitor exception, in addition to halting debug and the associated Debug state. ARMv6-M only supports halting debug, and only when the Debug Extension is present.

Debug resources in ARMv7-M are generally accessible from the processor or using the Debug Access Port (DAP). ARMv6-M requires only that debug resources are accessible using the DAP.

ARMv6-M offers a simpler set of debug features than ARMv7-M, with fewer options:

- Debug is only provided by the optional Debug Extension.
- Only halting debug is supported. ARMv6-M does not provide a Debug Monitor exception.
- ARMv6-M provides:
  - software breakpoint support using the \texttt{BKPT} instruction
  - hardware breakpoint support using a \textit{Breakpoint Unit} (BPU)

\textbf{Note}

The BPU corresponds to the \textit{Flash Patch and Breakpoint Unit} (FPB) in ARMv7-M. The name change reflects the reduced functionality.

- Watchpoint support provides data access address matching only. ARMv6-M does not support data value watchpoints.
- ARMv6-M provides an optional PC sampling register, PCSR. It does not provide any other cycle counter or DWT trace support.
- ARMv6-M does not support:
  - an \textit{Instrumentation Trace Macrocell} (ITM)
  - an \textit{Embedded Trace Macrocell} (ETM), or the associated \textit{Trace Port Interface Unit} (TPIU).

C.7.1 Debug and reset in ARMv6-M

ARM recommends that implementations that include the Debug Extensions implement separate reset domains for Power-on reset and Local reset. However, the actual reset scheme is IMPLEMENTATION DEFINED. For more information see \textit{Debug and reset} on page C1-323.
Appendix D
Legacy Instruction Mnemonics

This appendix describes the legacy mnemonics in the ARMv6-M Thumb instruction set and their UAL equivalents. It contains the following sections:

- Thumb instruction mnemonics on page AppxD-380
- Pre-UAL pseudo-instruction NOP on page AppxD-384.
# D.1 Thumb instruction mnemonics

The following table shows the pre-UAL assembly syntax used for Thumb instructions before the introduction of Thumb-2 technology and the equivalent UAL syntax for each instruction. It can be used to translate correctly-assembling pre-UAL Thumb assembler code into UAL assembler code.

This table is not intended to be used for the reverse translation from UAL assembler code to pre-UAL Thumb assembler code.

In this table, 3-operand forms of the equivalent UAL syntax are used, except in one case where a 2-operand form has to be used to ensure that the same instruction encoding is selected by a UAL assembler as was selected by a pre-UAL Thumb assembler.

## Table D-1 Pre-UAL assembly syntax

<table>
<thead>
<tr>
<th>Pre-UAL Thumb syntax</th>
<th>Equivalent UAL syntax</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>ADCS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD &lt;Rd&gt;, &lt;Rn&gt;, #&lt;imm&gt;</td>
<td>ADDS &lt;Rd&gt;, &lt;Rn&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD &lt;Rd&gt;, #&lt;imm&gt;</td>
<td>ADDS &lt;Rd&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;</td>
<td>ADDS &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD &lt;Rd&gt;, SP</td>
<td>ADD &lt;Rd&gt;, SP, &lt;Rd&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>ADDS &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>If &lt;Rd&gt; and &lt;Rm&gt; are both R0-R7. Otherwise &lt;Rm&gt; is not SP.</td>
</tr>
<tr>
<td>ADR &lt;Rd&gt;, &lt;label&gt;</td>
<td>ADD &lt;Rd&gt;, PC, #&lt;imm&gt;</td>
<td>ADR form preferred where possible.</td>
</tr>
<tr>
<td>ADR &lt;Rd&gt;, &lt;label&gt;</td>
<td>ADR &lt;Rd&gt;, &lt;label&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD &lt;Rd&gt;, SP, #&lt;imm&gt;</td>
<td>ADD &lt;Rd&gt;, SP, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>ADD SP, #&lt;imm&gt;</td>
<td>ADD SP, SP, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>AND &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>ANDS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>ASR &lt;Rd&gt;, &lt;Rm&gt;, #&lt;imm&gt;</td>
<td>ASRS &lt;Rd&gt;, &lt;Rm&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>ASR &lt;Rd&gt;, &lt;Rs&gt;</td>
<td>ASRS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rs&gt;</td>
<td></td>
</tr>
<tr>
<td>B&lt;cond&gt; &lt;label&gt;</td>
<td>B&lt;cond&gt; &lt;label&gt;</td>
<td></td>
</tr>
<tr>
<td>B &lt;label&gt;</td>
<td>B &lt;label&gt;</td>
<td></td>
</tr>
<tr>
<td>BIC &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>BICS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>BKPT &lt;imm&gt;</td>
<td>BKPT &lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>BL &lt;label&gt;</td>
<td>BL &lt;label&gt;</td>
<td></td>
</tr>
<tr>
<td>Pre-UAL Thumb syntax</td>
<td>Equivalent UAL syntax</td>
<td>Notes</td>
</tr>
<tr>
<td>----------------------</td>
<td>-----------------------</td>
<td>-------</td>
</tr>
<tr>
<td>BLX &lt;Rm&gt;</td>
<td>BLX &lt;Rm&gt;</td>
<td>&lt;Rm&gt; can be a high register.</td>
</tr>
<tr>
<td>BX &lt;Rm&gt;</td>
<td>BX &lt;Rm&gt;</td>
<td>&lt;Rm&gt; can be a high register.</td>
</tr>
<tr>
<td>CMN &lt;Rn&gt;, &lt;Rm&gt;</td>
<td>CMN &lt;Rn&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>CMP &lt;Rn&gt;, #&lt;imm&gt;</td>
<td>CMP &lt;Rn&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>CMP &lt;Rn&gt;, &lt;Rm&gt;</td>
<td>CMP &lt;Rn&gt;, &lt;Rm&gt;</td>
<td>&lt;Rd&gt; and &lt;Rm&gt; can be high registers.</td>
</tr>
<tr>
<td>CPS&lt;effect&gt; &lt;iflags&gt;</td>
<td>CPS&lt;effect&gt; &lt;iflags&gt;</td>
<td></td>
</tr>
<tr>
<td>CPY &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>MOV &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>EOR &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>EORS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>LDMIA &lt;Rn&gt;!, &lt;registers&gt;</td>
<td>LDMIA &lt;Rn&gt;, &lt;registers&gt;</td>
<td>If &lt;Rn&gt; listed in &lt;registers&gt;.</td>
</tr>
<tr>
<td>LDR &lt;Rd&gt;, [Rn], #&lt;imm&gt;</td>
<td>LDR &lt;Rd&gt;, [Rn], #&lt;imm&gt;</td>
<td>&lt;Rn&gt; can be SP.</td>
</tr>
<tr>
<td>LDR &lt;Rd&gt;, [Rn], &lt;Rm&gt;</td>
<td>LDR &lt;Rd&gt;, [Rn], &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>LDR &lt;Rd&gt;, &lt;label&gt;</td>
<td>LDR &lt;Rd&gt;, &lt;label&gt;</td>
<td></td>
</tr>
<tr>
<td>LDRB &lt;Rd&gt;, [Rn], #&lt;imm&gt;</td>
<td>LDRB &lt;Rd&gt;, [Rn], #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>LDRH &lt;Rd&gt;, [Rn], #&lt;imm&gt;</td>
<td>LDRH &lt;Rd&gt;, [Rn], #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>LDRSB &lt;Rd&gt;, [Rn], &lt;Rm&gt;</td>
<td>LDRSB &lt;Rd&gt;, [Rn], &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>LDRSH &lt;Rd&gt;, [Rn], &lt;Rm&gt;</td>
<td>LDRSH &lt;Rd&gt;, [Rn], &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>LSL &lt;Rd&gt;, &lt;Rm&gt;, #&lt;imm&gt;</td>
<td>MOVS &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>If &lt;imm&gt; == 0.</td>
</tr>
<tr>
<td>LSL &lt;Rd&gt;, &lt;Rs&gt;</td>
<td>LSLS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rs&gt;</td>
<td>Otherwise.</td>
</tr>
<tr>
<td>LSR &lt;Rd&gt;, &lt;Rm&gt;, #&lt;imm&gt;</td>
<td>LSRS &lt;Rd&gt;, &lt;Rm&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>LSR &lt;Rd&gt;, &lt;Rs&gt;</td>
<td>LSRS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rs&gt;</td>
<td></td>
</tr>
<tr>
<td>MOV &lt;Rd&gt;, #&lt;imm&gt;</td>
<td>MOVS &lt;Rd&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>Pre-UAL Thumb syntax</td>
<td>Equivalent UAL syntax</td>
<td>Notes</td>
</tr>
<tr>
<td>----------------------</td>
<td>-----------------------</td>
<td>-------</td>
</tr>
<tr>
<td>MOV &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>ADDS &lt;Rd&gt;, &lt;Rm&gt;, #0</td>
<td>If &lt;Rd&gt; and &lt;Rm&gt; are both R0-R7. Otherwise.</td>
</tr>
<tr>
<td>MOV &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>MOV &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>MUL &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>MULS &lt;Rd&gt;, &lt;Rm&gt;, &lt;Rd&gt;</td>
<td></td>
</tr>
<tr>
<td>MVN &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>MVNS &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>NEG &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>RSBS &lt;Rd&gt;, &lt;Rm&gt;, #0</td>
<td></td>
</tr>
<tr>
<td>ORR &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>ORRS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>POP &lt;registers&gt;</td>
<td>POP &lt;registers&gt;</td>
<td>&lt;registers&gt; can include PC.</td>
</tr>
<tr>
<td>PUSH &lt;registers&gt;</td>
<td>PUSH &lt;registers&gt;</td>
<td>&lt;registers&gt; can include LR.</td>
</tr>
<tr>
<td>REV &lt;Rd&gt;, &lt;Rn&gt;</td>
<td>REV &lt;Rd&gt;, &lt;Rn&gt;</td>
<td></td>
</tr>
<tr>
<td>REV16 &lt;Rd&gt;, &lt;Rn&gt;</td>
<td>REV16 &lt;Rd&gt;, &lt;Rn&gt;</td>
<td></td>
</tr>
<tr>
<td>REVSH &lt;Rd&gt;, &lt;Rn&gt;</td>
<td>REVSH &lt;Rd&gt;, &lt;Rn&gt;</td>
<td></td>
</tr>
<tr>
<td>ROR &lt;Rd&gt;, &lt;Rs&gt;</td>
<td>RORS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rs&gt;</td>
<td></td>
</tr>
<tr>
<td>SBC &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>SBCS &lt;Rd&gt;, &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>STMIA &lt;Rn&gt;!, &lt;registers&gt;</td>
<td>STMIA &lt;Rn&gt;!, &lt;registers&gt;</td>
<td></td>
</tr>
<tr>
<td>STR &lt;Rd&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]</td>
<td>STR &lt;Rd&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]</td>
<td>&lt;Rn&gt; can be SP.</td>
</tr>
<tr>
<td>STR &lt;Rd&gt;, [&lt;Rn&gt;, &lt;Rm&gt;]</td>
<td>STR &lt;Rd&gt;, [&lt;Rn&gt;, &lt;Rm&gt;]</td>
<td></td>
</tr>
<tr>
<td>STRB &lt;Rd&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]</td>
<td>STRB &lt;Rd&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]</td>
<td></td>
</tr>
<tr>
<td>STRB &lt;Rd&gt;, [&lt;Rn&gt;, &lt;Rm&gt;]</td>
<td>STRB &lt;Rd&gt;, [&lt;Rn&gt;, &lt;Rm&gt;]</td>
<td></td>
</tr>
<tr>
<td>STRH &lt;Rd&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]</td>
<td>STRH &lt;Rd&gt;, [&lt;Rn&gt;, #&lt;imm&gt;]</td>
<td></td>
</tr>
<tr>
<td>STRH &lt;Rd&gt;, [&lt;Rn&gt;, &lt;Rm&gt;]</td>
<td>STRH &lt;Rd&gt;, [&lt;Rn&gt;, &lt;Rm&gt;]</td>
<td></td>
</tr>
<tr>
<td>SUB &lt;Rd&gt;, &lt;Rn&gt;, #&lt;imm&gt;</td>
<td>SUBS &lt;Rd&gt;, &lt;Rn&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>SUB &lt;Rd&gt;, #&lt;imm&gt;</td>
<td>SUBS &lt;Rd&gt;, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>SUB &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;</td>
<td>SUBS &lt;Rd&gt;, &lt;Rn&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>SUB SP, #&lt;imm&gt;</td>
<td>SUB SP, SP, #&lt;imm&gt;</td>
<td></td>
</tr>
<tr>
<td>SWI &lt;imm&gt;</td>
<td>SVC &lt;imm&gt;</td>
<td></td>
</tr>
</tbody>
</table>
### Table D-1 Pre-UAL assembly syntax (continued)

<table>
<thead>
<tr>
<th>Pre-UAL Thumb syntax</th>
<th>Equivalent UAL syntax</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>SXTB &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>SXTB &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>SXTH &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>SXTH &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>TST &lt;Rn&gt;, &lt;Rm&gt;</td>
<td>TST &lt;Rn&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>UXTB &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>UXTB &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
<tr>
<td>UXTH &lt;Rd&gt;, &lt;Rm&gt;</td>
<td>UXTH &lt;Rd&gt;, &lt;Rm&gt;</td>
<td></td>
</tr>
</tbody>
</table>
D.2 Pre-UAL pseudo-instruction NOP

In pre-UAL assembler code, NOP is a pseudo-instruction, equivalent to MOV R8, R8 in Thumb code.

Assembling the NOP mnemonic as UAL does not change the functionality of the code, but does change:

- the instruction encoding selected
- the architecture variants on which the resulting binary executes successfully, because the Thumb version of the NOP instruction was introduced in ARMv6T2.

To avoid the change in Thumb code, replace NOP in the assembler source code with MOV R8, R8, before assembling as UAL.

Note

The pre-UAL pseudo-instruction is different for ARM code where it is equivalent to MOV R0, R0.
Appendix E
Pseudocode Definition

This appendix provides a formal definition of the pseudocode used in this book, and lists those helper procedures and functions, used by pseudocode for architecture-specific tasks, that are not described elsewhere in this manual. It contains the following sections:

- Instruction encoding diagrams and pseudocode on page AppxE-386
- Limitations of pseudocode on page AppxE-388
- Data types on page AppxE-389
- Expressions on page AppxE-393
- Operators and built-in functions on page AppxE-395
- Statements and program structure on page AppxE-401
- Miscellaneous helper procedures and functions on page AppxE-406.

See Pseudocode functions and procedures on page AppxF-414 for an index to all of the pseudocode functions described in this manual.
E.1 Instruction encoding diagrams and pseudocode

Instruction descriptions in this book contain:

- An Encoding section, containing one or more encoding diagrams, each followed by some encoding-specific pseudocode that translates the fields of the encoding into inputs for the common pseudocode of the instruction, and picks out any encoding-specific special cases.

- An Operation section, containing common pseudocode that applies to all of the encodings being described. The Operation section pseudocode contains a call to the EncodingSpecificOperations() function, either at its start or after only a condition check performed by if ConditionPassed() then.

An encoding diagram specifies each bit of the instruction as one of the following:

- An obligatory 0 or 1, represented in the diagram as 0 or 1. If this bit does not have this value, the encoding corresponds to a different instruction.

- A should be 0 or 1, represented in the diagram as (0) or (1). If this bit does not have this value, the instruction is UNPREDICTABLE.

- A named single bit or a bit within a named multi-bit field.

An encoding diagram matches an instruction if all obligatory bits are identical in the encoding diagram and the instruction.

The execution model for an instruction is:

1. Find all encoding diagrams that match the instruction. It is possible that no encoding diagrams match. In that case, abandon this execution model and consult the relevant instruction set chapter instead to find out how the instruction is to be treated. The bit pattern of such an instruction is usually reserved and UNDEFINED, though there are some other possibilities. For example, unallocated hint instructions are documented as being reserved and to be executed as NOPs.

2. If the operation pseudocode for the matching encoding diagrams starts with a condition check, perform that condition check. If the condition check fails, abandon this execution model and treat the instruction as a NOP. If there are multiple matching encoding diagrams, either all or none of their corresponding pieces of common pseudocode start with a condition check.

3. Perform the encoding-specific pseudocode for each of the matching encoding diagrams independently and in parallel. Each such piece of encoding-specific pseudocode starts with a bitstring variable for each named bit or multi-bit field within its corresponding encoding diagram, named the same as the bit or multi-bit field and initialized with the values of the corresponding bit or bits from the bit pattern of the instruction.

In a few cases, the encoding diagram contains more than one bit or field with the same name. When this occurs, the values of all of those bits or fields are expected to be identical, and the encoding-specific pseudocode contains a special case using the Consistent() function to specify what happens if this is not the case. This function returns TRUE if all instruction bits or fields with the same name as its argument have the same value, and FALSE otherwise.
If there are multiple matching encoding diagrams, all but one of the corresponding pieces of pseudocode must contain a special case that indicates that it does not apply. Discard the results of all such pieces of pseudocode and their corresponding encoding diagrams.

There is now one remaining piece of pseudocode and its corresponding encoding diagram left to consider. This pseudocode might also contain a special case, most commonly one indicating that it is UNPREDICTABLE. If so, abandon this execution model and treat the instruction according to the special case.

4. Check the should be bits of the encoding diagram against the corresponding bits of the bit pattern of the instruction. If any of them do not match, abandon this execution model and treat the instruction as UNPREDICTABLE.

5. Perform the rest of the operation pseudocode for the instruction description that contains the encoding diagram. That pseudocode starts with all variables set to the values they were left with by the encoding-specific pseudocode.

The ConditionPassed() call in the common pseudocode, if present, performs step 2, and the EncodingSpecificOperations() call performs steps 3 and 4.

E.1.1 Pseudocode

The pseudocode provides precise descriptions of what instructions do. Instruction fields are referred to by the names shown in the encoding diagram for the instruction.

The pseudocode is described in detail in the following sections.
E.2 Limitations of pseudocode

The pseudocode descriptions of instruction functionality have a number of limitations. These are mainly because of the fact that, for clarity and brevity, the pseudocode is a sequential and mostly deterministic language.

These limitations include:

- Pseudocode does not describe the ordering requirements when an instruction generates multiple memory accesses. For a description of the ordering requirements on memory accesses see Memory access order on page A3-58.

- The pseudocode statements UNDEFINED, UNPREDICTABLE and SEE indicate behavior that differs from that indicated by the pseudocode being executed. If one of them is encountered:
  - Earlier behavior indicated by the pseudocode is only specified as occurring to the extent required to determine that the statement is executed.
  - No subsequent behavior indicated by the pseudocode occurs. This means that these statements terminate pseudocode execution.

For more information see Simple statements on page AppxE-401.
E.3 Data types

This section describes:

- General data type rules
- Bitstrings
- Integers on page AppxE-390
- Reals on page AppxE-390
- Booleans on page AppxE-390
- Enumerations on page AppxE-390
- Lists on page AppxE-391
- Arrays on page AppxE-392.

E.3.1 General data type rules

ARM Architecture pseudocode is a strongly-typed language. Every constant and variable is of one of the following types:

- bitstring
- integer
- boolean
- real
- enumeration
- list
- array.

The type of a constant is determined by its syntax. The type of a variable is normally determined by assignment to the variable, with the variable being implicitly declared to be of the same type as whatever is assigned to it. For example, the assignments \( x = 1, y = '1', \) and \( z = \text{TRUE} \) implicitly declare the variables \( x, y \) and \( z \) to have types integer, length-1 bitstring and boolean respectively.

Variables can also have their types declared explicitly by preceding the variable name with the name of the type. This is most often done in function definitions for the arguments and the result of the function.

These data types are described in more detail in the following sections.

E.3.2 Bitstrings

A bitstring is a finite-length string of 0s and 1s. Each length of bitstring is a different type. The minimum permitted length of a bitstring is 1.

The type name for bitstrings of length \( N \) is \( \text{bits}(N) \). A synonym of \( \text{bits}(1) \) is \( \text{bit} \).

Bitstring constants are written as a single quotation mark, followed by the string of 0s and 1s, followed by another single quotation mark for clarity.
A special form of bitstring constant with 'x' bits is permitted in bitstring comparisons. See *Equality and non-equality testing* on page AppxE-395 for details.

Every bitstring value has a left-to-right order, with the bits being numbered in standard *little-endian* order. That is, the leftmost bit of a bitstring of length N is bit N-1 and its rightmost bit is bit 0. This order is used as the most-significant-to-least-significant bit order in conversions to and from integers. For bitstring constants and bitstrings derived from encoding diagrams, this order matches the way they are printed.

Bitstrings are the only concrete data type in pseudocode, in the sense that they correspond directly to the contents of registers, memory locations, and instructions. All of the remaining data types are abstract.

**E.3.3 Integers**

Pseudocode integers are unbounded in size and can be either positive or negative. That is, they are mathematical integers rather than what computer languages and architectures commonly call integers. Computer integers are represented in pseudocode as bitstrings of the appropriate length, associated with suitable functions to interpret those bitstrings as integers.

The type name for integers is `integer`.

Integer constants are normally written in decimal, such as 0, 15, -1234. They can also be written in C-style hexadecimal, such as 0x55 or 0x80000000. Hexadecimal integer constants are treated as positive unless they have a preceding minus sign. For example, 0x80000000 is the integer +231. If -231 has to be written in hexadecimal, it must be written as -0x80000000.

**E.3.4 Reals**

Pseudocode reals are unbounded in size and precision. That is, they are mathematical real numbers, not computer floating-point numbers. Computer floating-point numbers are represented in pseudocode as bitstrings of the appropriate length, associated with suitable functions to interpret those bitstrings as reals.

The type name for reals is `real`.

Real constants are written in decimal with a decimal point. This means 0 is an integer constant, but 0.0 is a real constant.

**E.3.5 Booleans**

A boolean is a logical true or false value.

The type name for booleans is `boolean`. This is not the same type as `bit`, a length-1 bitstring.

Boolean constants are `TRUE` and `FALSE`.

**E.3.6 Enumerations**

An enumeration is a defined set of symbolic constants, such as:

```
enumeration SRTyp (SRTyp_LSL, SRTyp_LSR, SRTyp_ASR, SRTyp_ROR, SRTyp_RRX);
```
An enumeration always contains at least one symbolic constant, and symbolic constants cannot be shared between enumerations.

Enumerations must be declared explicitly, though a variable of an enumeration type can be declared implicitly as usual by assigning one of the symbolic constants to it. By convention, each of the symbolic constants starts with the name of the enumeration followed by an underscore. The name of the enumeration is its type name, and the symbolic constants are its possible constants.

Note
Booleans are basically a pre-declared enumeration:

```
enumeration boolean {FALSE, TRUE};
```

that does not follow the normal naming convention and that has a special role in some pseudocode constructs, such as if statements.

E.3.7 Lists

A list is an ordered set of other data items, separated by commas and enclosed in parentheses, such as:

```
(bits(32) shifter_result, bit shifter_carry_out)
```

A list always contains at least one data item.

Lists are often used as the return type for a function that returns multiple results. For example, this particular list is the return type of the function `Shift_C()` that performs a standard ARM shift or rotation, when its first operand is of type `bits(32).

Some specific pseudocode operators use lists surrounded by other forms of bracketing than parentheses. These are:

- Bitstring extraction operators. These use lists of bit numbers or ranges of bit numbers surrounded by angle brackets `<...>`.
- Array indexing. This uses lists of array indexes surrounded by square brackets `[...]`.
- Array-like function argument passing. This uses lists of function arguments surrounded by square brackets `[...]`.

Each combination of data types in a list is a separate type, with type name given by listing the data types, that is, `(bits(32), bit)` in the previous example. The general principle that types can be declared by assignment extends to the types of the individual list items within a list. For example:

```
(shift_t, shift_n) = ('00', 0);
```

implicitly declares `shift_t`, `shift_n` and `(shift_t, shift_n)` to be of types `bits(2)`, `integer` and `(bits(2), integer)` respectively.

A list type can also be explicitly named, with explicitly named elements in the list. For example:

```
type ShiftSpec is (bits(2) shift, integer amount);
```
After this definition and the declaration:

```c
ShiftSpec abc;
```

the elements of the resulting list can then be referred to as `abc.shift` and `abc.amount`. This sort of qualified naming of list elements is only permitted for variables that have been explicitly declared, not for those that have been declared by assignment only.

Explicitly naming a type does not alter what type it is. For example, after the definition of `ShiftSpec`, `ShiftSpec` and `(bits(2),integer)` are two different names for the same type, not the names of two different types. To avoid ambiguity in references to list elements, it is an error to declare a list variable multiple times using different names of its type or to qualify it with list element names not associated with the name by which it was declared.

An item in a list that is being assigned to can be written as `-` to indicate that the corresponding item of the assigned list value is discarded. For example:

```c
(shifted, -) = LSL_C(operand, amount);
```

List constants are written as a list of constants of the appropriate types, like `('00', 0)` in this example.

### E.3.8 Arrays

Pseudocode arrays are indexed by either enumerations or integer ranges. An integer range is represented by the lower inclusive end of the range, then `..`, then the upper inclusive end of the range. For example:

```c
enumeration MemType {MemType_Normal, MemType_Device, MemType_StronglyOrdered};
array bits(32) _R[PhysReg];
array bits(8) _Memory[0..0xFFFFFFFF];
```

Arrays are always explicitly declared, and there is no notation for a constant array. Arrays always contain at least one element, because enumerations always contain at least one symbolic constant and integer ranges always contain at least one integer.

Arrays do not usually appear directly in pseudocode. The items that syntactically look like arrays in pseudocode are usually array-like functions such as `R[i]`, `MemU[address, size]` or `Element[i,type]`. These functions package up and abstract additional operations normally performed on accesses to the underlying arrays, such as register banking, memory protection, endian-dependent byte ordering, exclusive-access housekeeping and vector element processing.
E.4 Expressions

This section describes:
- General expression syntax
- Operators and functions - polymorphism and prototypes on page AppxE-394
- Precedence rules on page AppxE-394.

E.4.1 General expression syntax

An expression is one of the following:
- a constant
- a variable, optionally preceded by a data type name to declare its type
- the word UNKNOWN preceded by a data type name to declare its type
- the result of applying a language-defined operator to other expressions
- the result of applying a function to other expressions.

Variable names normally consist of alphanumeric and underscore characters, starting with an alphabetic or underscore character.

Each register described in the text is to be regarded as declaring a correspondingly named bitstring variable, and that variable has the stated behavior of the register. For example, if a bit of a register is stated to Read-As-Zero and ignore writes, then the corresponding bit of its variable reads as 0 and ignore writes.

An expression like bits(32) UNKNOWN indicates that the result of the expression is a value of the given type, but the architecture does not specify what value it is and software must not rely on such values. The value produced must not constitute a security hole and must not be promoted as providing any useful information to software.

Note

This UNKNOWN state was described as an UNPREDICTABLE value in some earlier ARM architecture documentation. It is related to but not the same as UNPREDICTABLE, which says architectural behavior cannot be relied upon.

A subset of expressions are assignable. That is, they can be placed on the left-hand side of an assignment. This subset consists of:
- Variables
- The results of applying some operators to other expressions. The description of each language-defined operator that can generate an assignable expression specifies the circumstances under which it does so. For example, those circumstances might include one or more of the expressions the operator operates on themselves being assignable expressions.
- The results of applying array-like functions to other expressions. The description of an array-like function specifies the circumstances under which it can generate an assignable expression.
Every expression has a data type. This is determined by:

- For a constant, the syntax of the constant.
- For a variable, there are three possible sources for the type
  - its optional preceding data type name
  - a data type it was given earlier in the pseudocode by recursive application of this rule
  - a data type it is being given by assignment, either by direct assignment to it, or by assignment to a list of which it is a member.

It is a pseudocode error if none of these data type sources exists for a variable, or if more than one of them exists and they do not agree about the type.

- For a language-defined operator, the definition of the operator.
- For a function, the definition of the function.

E.4.2 Operators and functions - polymorphism and prototypes

Operators and functions in pseudocode can be polymorphic, producing different functionality when applied to different data types. Each of the resulting forms of an operator or function has a different prototype definition. For example, the operator + has forms that act on various combinations of integers, reals and bitstrings.

One particularly common form of polymorphism is between bitstrings of different lengths. This is represented by using, for example, bits(N), bits(M), in the prototype definition.

E.4.3 Precedence rules

The precedence rules for expressions are:

1. Constants, variables and function invocations are evaluated with higher priority than any operators using their results.

2. Expressions on integers follow the normal exponentiation before multiply/divide before add/subtract operator precedence rules, with sequences of multiply/divides or add/subtracts evaluated left-to-right.

3. Other expressions must be parenthesized to indicate operator precedence if ambiguity is possible, but does not have to be if all permissible precedence orders under the type rules necessarily lead to the same result. For example, if i, j and k are integer variables, i > 0 && j > 0 && k > 0 is acceptable, but i > 0 && j > 0 || k > 0 is not.
E.5 Operators and built-in functions

This section describes:

• Operations on generic types
• Operations on booleans
• Bitstring manipulation
• Arithmetic on page AppxE-398.

E.5.1 Operations on generic types

The following operations are defined for all types.

Equality and non-equality testing

Any two values x and y of the same type can be tested for equality by the expression x == y and for non-equality by the expression x != y. In both cases, the result is of type boolean.

A special form of comparison with a bitstring constant that includes 'x' bits in addition to '0' and '1' bits is permitted. The bits corresponding to the 'x' bits are ignored in determining the result of the comparison. For example, if opcode is a 4-bit bitstring, opcode == '1x0x' is equivalent to opcode<3> == '1' && opcode<1> == '0'. This special form is also permitted in the implied equality comparisons in when parts of case ... of ... structures.

Conditional selection

If x and y are two values of the same type and t is a value of type boolean, then if t then x else y is an expression of the same type as x and y that produces x if t is TRUE and y if t is FALSE.

E.5.2 Operations on booleans

If x is a boolean, then !x is its logical inverse.

If x and y are booleans, then x && y is the result of ANDing them together. As in the C language, if x is FALSE, the result is determined to be FALSE without evaluating y.

If x and y are booleans, then x || y is the result of ORing them together. As in the C language, if x is TRUE, the result is determined to be TRUE without evaluating y.

If x and y are booleans, then x ^ y is the result of exclusive-ORing them together.

E.5.3 Bitstring manipulation

The following bitstring manipulation functions are defined:
Bitstring length and top bit

If \( x \) is a bitstring, the bitstring length function \( \text{Len}(x) \) returns its length as an integer, and \( \text{TopBit}(x) \) is the leftmost bit of \( x \) (\( = x_{\text{Len}(x)-1} \)) using bitstring extraction.

Bitstring concatenation and replication

If \( x \) and \( y \) are bitstrings of lengths \( N \) and \( M \) respectively, then \( x:y \) is the bitstring of length \( N+M \) constructed by concatenating \( x \) and \( y \) in left-to-right order.

If \( x \) is a bitstring and \( n \) is an integer with \( n > 0 \), \( \text{Replicate}(x,n) \) is the bitstring of length \( n\cdot\text{Len}(x) \) consisting of \( n \) copies of \( x \) concatenated together and:

- \( \text{Zeros}(n) = \text{Replicate}('0',n) \)
- \( \text{Ones}(n) = \text{Replicate}('1',n) \)

Bitstring extraction

The bitstring extraction operator extracts a bitstring from either another bitstring or an integer. Its syntax is \( x\langle \text{integer_list} \rangle \), where \( x \) is the integer or bitstring being extracted from, and \( \text{integer_list} \) is a list of integers enclosed in angle brackets rather than the usual parentheses. The length of the resulting bitstring is equal to the number of integers in \( \text{integer_list} \).

In \( x\langle \text{integer_list} \rangle \), each of the integers in \( \text{integer_list} \) must be:

- \( \geq 0 \)
- \( < \text{Len}(x) \) if \( x \) is a bitstring.

The definition of \( x\langle \text{integer_list} \rangle \) depends on whether \( \text{integer_list} \) contains more than one integer. If it does, \( x\langle\text{i,j,k,...,n}\rangle \) is defined to be the concatenation:

\[ x\langle\text{i}\rangle : x\langle\text{j}\rangle : x\langle\text{k}\rangle : \ldots : x\langle\text{n}\rangle \]

If \( \text{integer_list} \) consists of one integer \( i \), \( x\langle i \rangle \) is defined to be:

- if \( x \) is a bitstring, \( '0' \) if bit \( i \) of \( x \) is a zero and \( '1' \) if bit \( i \) of \( x \) is a one.
- if \( x \) is an integer, let \( y \) be the unique integer in the range \( 0 \) to \( 2^\text{\text{Len}(i+1)}-1 \) that is congruent to \( x \) modulo \( 2^\text{\text{Len}(i+1)} \). Then \( x\langle i \rangle \) is \( '0' \) if \( y < 2^\text{\text{Len}(i)} \) and \( '1' \) if \( y >= 2^\text{\text{Len}(i)} \).

Loosely, this second definition treats an integer as equivalent to a sufficiently long 2's complement representation of it as a bitstring.

In \( \text{integer_list} \), the notation \( i:j \) with \( i \geq j \) is shorthand for the integers in order from \( i \) down to \( j \), both ends inclusive. For example, \( \text{instr}\langle 31:28 \rangle \) is shorthand for \( \text{instr}\langle 31,30,29,28 \rangle \).

The expression \( x\langle \text{integer_list} \rangle \) is assignable provided \( x \) is an assignable bitstring and no integer appears more than once in \( \text{integer_list} \). In particular, \( x\langle i \rangle \) is assignable if \( x \) is an assignable bitstring and \( 0 <= i < \text{Len}(x) \).
Encoding diagrams for registers frequently show named bits or multi-bit fields. For example, the encoding diagram for the APSR shows its bit<31> as N. In such cases, the syntax APSR.N is used as a more readable synonym for APSR<31>.

**Logical operations on bitstrings**

If x is a bitstring, NOT(x) is the bitstring of the same length obtained by logically inverting every bit of x.

If x and y are bitstrings of the same length, x AND y, x OR y, and x EOR y are the bitstrings of that same length obtained by logically ANDing, ORing, and exclusive-ORing corresponding bits of x and y together.

**Bitstring count**

If x is a bitstring, BitCount(x) produces an integer result equal to the number of bits of x that are ones.

**Testing a bitstring for being all zero or all ones**

If x is a bitstring, IsZero(x) produces TRUE if all of the bits of x are zeros and FALSE if any of them are ones, and IsZeroBit(x) produces '1' if all of the bits of x are zeros and '0' if any of them are ones. IsOnes(x) and IsOnesBit(x) work in the corresponding way. So:

\[
\text{IsZero}(x) = (\text{BitCount}(x) == 0) \\
\text{IsOnes}(x) = (\text{BitCount}(x) == \text{Len}(x)) \\
\text{IsZeroBit}(x) = \text{if IsZero}(x) \text{ then '1' else '0'} \\
\text{IsOnesBit}(x) = \text{if IsOnes}(x) \text{ then '1' else '0'}
\]

**Lowest and highest set bits of a bitstring**

If x is a bitstring, and \(N = \text{Len}(x)\):

- LowestSetBit(x) is the minimum bit number of any of its bits that are ones. If all of its bits are zeros, \(\text{LowestSetBit}(x) = N\).
- HighestSetBit(x) is the maximum bit number of any of its bits that are ones. If all of its bits are zeros, \(\text{HighestSetBit}(x) = -1\).
- \(\text{CountLeadingZeroBits}(x) = N - 1 - \text{HighestSetBit}(x)\) is the number of zero bits at the left end of x, in the range 0 to N.
- \(\text{CountLeadingSignBits}(x) = \text{CountLeadingZeroBits}(x<N-1:1> \text{ EOR } x<N-2:0>)\) is the number of copies of the sign bit of x at the left end of x, excluding the sign bit itself, and is in the range 0 to N-1.

**Zero-extension and sign-extension of bitstrings**

If x is a bitstring and i is an integer, then ZeroExtend(x, i) is x extended to a length of i bits, by adding sufficient zero bits to its left. That is, if \(i == \text{Len}(x)\), then ZeroExtend(x, i) = x, and if \(i > \text{Len}(x)\), then:
ZeroExtend(x, i) = Zeros(i - Len(x)) : x

If x is a bitstring and i is an integer, then SignExtend(x, i) is x extended to a length of i bits, by adding sufficient copies of its leftmost bit to its left. That is, if i == Len(x), then SignExtend(x, i) = x, and if i > Len(x), then:

SignExtend(x, i) = Replicate(TopBit(x), i - Len(x)) : x

It is a pseudocode error to use either ZeroExtend(x, i) or SignExtend(x, i) in a context where it is possible that i < Len(x).

Converting bitstrings to integers

If x is a bitstring, SInt(x) is the integer whose 2's complement representation is x:

// SInt()
// =======

integer SInt(bits(N) x)
    result = 0;
    for i = 0 to N-1
        if x<i> == '1' then result = result + 2^i;
        if x<N-1> == '1' then result = result - 2^N;
    return result;

UInt(x) is the integer whose unsigned representation is x:

// UInt()
// =======

integer UInt(bits(N) x)
    result = 0;
    for i = 0 to N-1
        if x<i> == '1' then result = result + 2^i;
    return result;

Int(x, unsigned) returns either SInt(x) or UInt(x) depending on the value of its second argument:

// Int()
// ======

integer Int(bits(N) x, boolean unsigned)
    result = if unsigned then UInt(x) else SInt(x);
    return result;

E.5.4 Arithmetic

Most pseudocode arithmetic is performed on integer or real values, with operands being obtained by conversions from bitstrings and results converted back to bitstrings afterwards. As these data types are the unbounded mathematical types, no issues arise about overflow or similar errors.
**Unary plus, minus and absolute value**

If $x$ is an integer or real, then $+x$ is $x$ unchanged, $-x$ is $x$ with its sign reversed, and $\text{ABS}(x)$ is the absolute value of $x$. All three are of the same type as $x$.

**Addition and subtraction**

If $x$ and $y$ are integers or reals, $x+y$ and $x-y$ are their sum and difference. Both are of type integer if $x$ and $y$ are both of type integer, and real otherwise.

Addition and subtraction are particularly common arithmetic operations in pseudocode, and so it is also convenient to have definitions of addition and subtraction acting directly on bitstring operands.

If $x$ and $y$ are bitstrings of the same length $N = \text{Len}(x) = \text{Len}(y)$, then $x+y$ and $x-y$ are the least significant $N$ bits of the results of converting them to integers and adding or subtracting them. Signed and unsigned conversions produce the same result:

\[
x+y = (\text{SInt}(x) + \text{SInt}(y))_{N-1:0}
= (\text{UInt}(x) + \text{UInt}(y))_{N-1:0}
\]

\[
x-y = (\text{SInt}(x) - \text{SInt}(y))_{N-1:0}
= (\text{UInt}(x) - \text{UInt}(y))_{N-1:0}
\]

If $x$ is a bitstring of length $N$ and $y$ is an integer, $x+y$ and $x-y$ are the bitstrings of length $N$ defined by $x+y = x + y_{N-1:0}$ and $x-y = x - y_{N-1:0}$. Similarly, if $x$ is an integer and $y$ is a bitstring of length $M$, $x+y$ and $x-y$ are the bitstrings of length $M$ defined by $x+y = x_{M-1:0} + y$ and $x-y = x_{M-1:0} - y$.

**Comparisons**

If $x$ and $y$ are integers or reals, then $x == y$, $x != y$, $x < y$, $x <= y$, $x > y$, and $x >= y$ are equal, not equal, less than, less than or equal, greater than, and greater than or equal comparisons between them, producing boolean results. In the case of $==$ and $!=$, this extends the generic definition applying to any two values of the same type to also act between integers and reals.

**Multiplication**

If $x$ and $y$ are integers or reals, then $x \times y$ is the product of $x$ and $y$, of type integer if both $x$ and $y$ are of type integer and otherwise of type real.

**Division and modulo**

If $x$ and $y$ are integers or reals, then $x / y$ is the result of dividing $x$ by $y$, and is always of type real.

If $x$ and $y$ are integers, then $x \text{ DIV } y$ and $x \text{ MOD } y$ are defined by:

\[
x \text{ DIV } y = \text{RoundDown}(x / y)
\]
\[
x \text{ MOD } y = x - y \times (x \text{ DIV } y)
\]

It is a pseudocode error to use any $x / y$, $x \text{ MOD } y$, or $x \text{ DIV } y$ in any context where $y$ can be zero.
Square Root

If \( x \) is an integer or a real, \( \text{Sqrt}(x) \) is its square root, and is always of type real.

Rounding and aligning

If \( x \) is a real:

- \( \text{RoundDown}(x) \) produces the largest integer \( n \) where \( n \leq x \).
- \( \text{RoundUp}(x) \) produces the smallest integer \( n \) where \( n \geq x \).
- \( \text{RoundTowardsZero}(x) \) produces \( \text{RoundDown}(x) \) if \( x > 0.0, 0 \) if \( x == 0.0 \), and \( \text{RoundUp}(x) \) if \( x < 0.0 \).

If \( x \) and \( y \) are integers, \( \text{Align}(x,y) = y \times (x \ \text{DIV} \ y) \) is an integer.

If \( x \) is a bitstring and \( y \) is an integer, \( \text{Align}(x,y) = (\text{Align}(\text{UInt}(x),y)) < \text{Len}(x)-1:0> \) is a bitstring of the same length as \( x \).

It is a pseudocode error to use either form of \( \text{Align}(x,y) \) in any context where \( y \) can be 0. In practice, \( \text{Align}(x,y) \) is only used with \( y \) a constant power of two, and the bitstring form used with \( y = 2^n \) has the effect of producing its argument with its \( n \) low-order bits forced to zero.

Scaling

If \( n \) is an integer, \( 2^n \) is the result of raising 2 to the power \( n \) and is of type real.

If \( x \) and \( n \) are integers, then:

- \( x \ll n = \text{RoundDown}(x \times 2^n) \)
- \( x \gg n = \text{RoundDown}(x \times 2^{(-n)}) \).

Maximum and minimum

If \( x \) and \( y \) are integers or reals, then \( \text{Max}(x,y) \) and \( \text{Min}(x,y) \) are their maximum and minimum respectively. Both are of type integer if both \( x \) and \( y \) are of type integer and of type real otherwise.
E.6 Statements and program structure

This section describes the control statements used in the pseudocode.

E.6.1 Simple statements

The following simple statements must all be terminated with a semicolon, as shown.

Assignments

An assignment statement takes the form:

<assignable_expression> = <expression>;

Procedure calls

A procedure call takes the form:

<procedure_name>(<arguments>);

Return statements

A procedure return takes the form:

return;

and a function return takes the form:

return <expression>;

where <expression> is of the type the function prototype line declared.

UNDEFINED

The statement:

UNDEFINED;

indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is that the Undefined Instruction exception is taken.

UNPREDICTABLE

The statement:

UNPREDICTABLE;
indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is not architecturally defined and must not be relied on by software. It must not constitute a security hole or hang the system, and must not be promoted as providing any useful information to software.

SEE...

The statement:

SEE <reference>;

indicates a special case that replaces the behavior defined by the current pseudocode, apart from behavior required to determine that the special case applies. The replacement behavior is that nothing occurs as a result of the current pseudocode because some other piece of pseudocode defines the required behavior. The <reference> indicates where that other pseudocode can be found.

IMPLEMENTATION_DEFINED

The statement:

IMPLEMENTATION_DEFINED <text>;

indicates a special case that specifies that the behavior is IMPLEMENTATION DEFINED. Following text can give more information.

SUBARCHITECTURE_DEFINED

The statement:

SUBARCHITECTURE_DEFINED <text>;

indicates a special case that specifies that the behavior is SUBARCHITECTURE DEFINED. Following text can give more information.

E.6.2 Compound statements

Indentation is normally used to indicate structure in compound statements. The statements contained in structures such as if ... then ... else ... or procedure and function definitions are indented more deeply than the statement itself, and their end is indicated by returning to the original indentation level or less.

Indentation is normally done by four spaces for each level.

if ... then ... else ...

A multi-line if ... then ... else ... structure takes the form:

if <boolean_expression> then
  <statement 1>
  <statement 2>
  ...

<statement n>
elif <boolean_expression> then
  <statement a>
  <statement b>
  ...
  <statement z>
else
  <statement A>
  <statement B>
  ...
  <statement Z>

The else and its following statements are optional.

if <boolean_expression> then
  <statement 1>
  <statement 2>
  ...
  <statement n>
elif <boolean_expression> then
  <statement a>
  <statement b>
  ...
  <statement z>
else
  <statement A>
  <statement B>
  ...
  <statement Z>

The block of lines consisting of elsif and its indented statements is optional, and multiple such blocks can be used.

The block of lines consisting of else and its indented statements is optional.

Abbreviated one-line forms can be used when there are only simple statements in the then part and, if present, the else part, as follows:

if <boolean_expression> then <statement 1>
if <boolean_expression> then <statement 1> else <statement A>
if <boolean_expression> then <statement 1> <statement 2> else <statement A>

Note

In these forms, <statement 1>, <statement 2> and <statement A> must be terminated by semicolons. This and the fact that the else part is optional are differences from the if ... then ... else ... expression.

repeat ... until ...

A repeat ... until ... structure takes the form:
repeat
    <statement 1>
    <statement 2>
    ...
    <statement n>
until <boolean_expression>;

while ... do
A while ... do structure takes the form:

while <boolean_expression> do
    <statement 1>
    <statement 2>
    ...
    <statement n>

for ...
A for ... structure takes the form:

for <assignable_expression> = <integer_expr1> to <integer_expr2>
    <statement 1>
    <statement 2>
    ...
    <statement n>

case ... of ...
A case ... of ... structure takes the form:

case <expression> of
    when <constant values>
        <statement 1>
        <statement 2>
        ...
        <statement n>
    ... more "when" groups ...
    otherwise
        <statement A>
        <statement B>
        ...
        <statement Z>

where <constant values> consists of one or more constant values of the same type as <expression>, separated by commas. Abbreviated one line forms of when and otherwise parts can be used when they contain only simple statements.

If <expression> has a bitstring type, <constant values> can also include bitstring constants containing 'x' bits. See Equality and non-equality testing on page AppxE-395 for details.
Procedure and function definitions

A procedure definition takes the form:

<procedure name>{<argument prototypes>}
   <statement 1>
   <statement 2>
   ...
   <statement n>

where the <argument prototypes> consists of zero or more argument definitions, separated by commas. Each argument definition consists of a type name followed by the name of the argument.

Note

This first prototype line is not terminated by a semicolon. This helps to distinguish it from a procedure call.

A function definition is similar, but also declares the return type of the function:

<return type> <function name>{<argument prototypes>}
   <statement 1>
   <statement 2>
   ...
   <statement n>

An array-like function is similar, but with square brackets:

<return type> <function name>[<argument prototypes>]
   <statement 1>
   <statement 2>
   ...
   <statement n>

An array-like function also usually has an assignment prototype:

<function name>[<argument prototypes>] = <value prototypes>
   <statement 1>
   <statement 2>
   ...
   <statement n>

E.6.3 Comments

Two styles of pseudocode comment exist:

• // starts a comment that is terminated by the end of the line.
• /* starts a comment that is terminated by */.
E.7 Miscellaneous helper procedures and functions

The functions described in this section are not part of the pseudocode specification. They are helper procedures and functions used by pseudocode to perform useful architecture-specific jobs. Each has a brief description and a pseudocode prototype. Some have had a pseudocode definition added.

E.7.1 BigEndianReverse()

This function is used to reverse the bytes in a value where a big endian access is required.

E.7.2 BKPTInstrDebugEvent()

This procedure generates a debug event for a BKPT instruction.

E.7.3 BranchWritePC()

This procedure writes a value to the PC with the correct semantics for such writes by simple branches, that is, a change to the PC in all circumstances.

BranchWritePC(bits(32) value)

E.7.4 BXWritePC()

This procedure writes a value to the PC with the correct semantics for such writes by interworking instructions. That is, with BX-like interworking behavior in all circumstances.

BXWritePC(bits(32) value)

Note

The M profile only supports the Thumb execution state. An attempt to change the instruction execution state causes an exception.

E.7.5 CallSupervisor()

In the M profile, this procedure causes an SVC call exception.

E.7.6 ClearExclusiveByAddress()

Return a local monitor to its Open Access state where the address tag matches. It is IMPLEMENTATION DEFINED whether an associated global monitor is cleared.
E.7.7  **ConditionPassed()**

This function performs the condition test for an instruction, based on:

- the two Thumb conditional branch encodings, encodings T1 and T3 of the B instruction
- the current values of the xPSR.IT[7:0] bits for other Thumb instructions.

```
boolean ConditionPassed()
```

E.7.8  **DataMemoryBarrier()**

This procedure produces a DMB.

```
DataMemoryBarrier(bits(4) option)
```

E.7.9  **DataSynchronizationBarrier()**

This procedure produces a DSB.

```
DataSynchronizationBarrier(bits(4) option)
```

E.7.10 **EncodingSpecificOperations()**

This procedure invokes the encoding-specific pseudocode for an instruction encoding and checks the *should be* bits of the encoding, as described in *Instruction encoding diagrams and pseudocode* on page AppxE-386.

E.7.11 **Hint_SendEvent()**

This procedure performs a *send event* hint.

E.7.12 **Hint_Yield()**

This procedure performs a *Yield* hint.

E.7.13 **InstructionSynchronizationBarrier()**

This procedure produces an ISB.

```
InstructionSynchronizationBarrier(bits(4) option)
```

E.7.14 **ProcessorID()**

Identifies the executing processor.

E.7.15 **ResetSCSRegisters()**

Resets the SCS and NVIC registers that have defined reset values to those values, and makes all other SCS and NVIC registers **UNKNOWN**.
E.7.16  SCS_UpdateStatusRegs()

On taking an exception, updates the SCS registers before starting execution of the exception handler.
Appendix F
Pseudocode Index

This appendix provides an index to pseudocode operators and functions that occur elsewhere in the document. It contains the following sections:

• *Pseudocode operators and keywords* on page AppxF-410
• *Pseudocode functions and procedures* on page AppxF-414.
Pseudocode operators and keywords

Table F-1 lists the pseudocode operators and keywords, and is an index to their descriptions:

<table>
<thead>
<tr>
<th>Operator</th>
<th>Meaning</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>Unary minus on integers or reals</td>
<td>Unary plus, minus and absolute value on page AppxE-399</td>
</tr>
<tr>
<td>-</td>
<td>Subtraction of integers, reals and bitstrings</td>
<td>Addition and subtraction on page AppxE-399</td>
</tr>
<tr>
<td>+</td>
<td>Unary plus on integers or reals</td>
<td>Unary plus, minus and absolute value on page AppxE-399</td>
</tr>
<tr>
<td>+</td>
<td>Addition of integers, reals and bitstrings</td>
<td>Addition and subtraction on page AppxE-399</td>
</tr>
<tr>
<td>(...)</td>
<td>Around arguments of procedure</td>
<td>Procedure calls on page AppxE-401, Procedure and function definitions on page AppxE-405</td>
</tr>
<tr>
<td>(...)</td>
<td>Around arguments of function</td>
<td>General expression syntax on page AppxE-393, Procedure and function definitions on page AppxE-405</td>
</tr>
<tr>
<td>.</td>
<td>Extract named member from a list</td>
<td>Lists on page AppxE-391</td>
</tr>
<tr>
<td>.</td>
<td>Extract named bit or field from a register</td>
<td>Bitstring extraction on page AppxE-396</td>
</tr>
<tr>
<td>!</td>
<td>Boolean NOT</td>
<td>Operations on booleans on page AppxE-395</td>
</tr>
<tr>
<td>!=</td>
<td>Compare for non-equality (any type)</td>
<td>Equality and non-equality testing on page AppxE-395</td>
</tr>
<tr>
<td>!=</td>
<td>Compare for non-equality (between integers and reals)</td>
<td>Comparisons on page AppxE-399</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>Boolean AND</td>
<td>Operations on booleans on page AppxE-395</td>
</tr>
<tr>
<td>*</td>
<td>Multiplication of integers and reals</td>
<td>Multiplication on page AppxE-399</td>
</tr>
<tr>
<td>/</td>
<td>Division of integers and reals (real result)</td>
<td>Division and modulo on page AppxE-399</td>
</tr>
<tr>
<td>/<em>...</em>/</td>
<td>Comment delimiters</td>
<td>Comments on page AppxE-405</td>
</tr>
<tr>
<td>Operator</td>
<td>Meaning</td>
<td>See</td>
</tr>
<tr>
<td>----------</td>
<td>---------</td>
<td>-----</td>
</tr>
<tr>
<td>//</td>
<td>Introduces comment terminated by end of line</td>
<td>Comments on page AppxE-405</td>
</tr>
<tr>
<td>:</td>
<td>Bitstring concatenation</td>
<td>Bitstring concatenation and replication on page AppxE-396</td>
</tr>
<tr>
<td>:</td>
<td>Integer range in bitstring extraction operator</td>
<td>Bitstring extraction on page AppxE-396</td>
</tr>
<tr>
<td>[...]</td>
<td>Around array index</td>
<td>Arrays on page AppxE-392</td>
</tr>
<tr>
<td>[...]</td>
<td>Around arguments of array-like function</td>
<td>General expression syntax on page AppxE-393, Procedure and function definitions on page AppxE-405</td>
</tr>
<tr>
<td>^</td>
<td>Boolean exclusive-OR</td>
<td>Operations on booleans on page AppxE-395</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>&lt;</td>
<td>Less than comparison of integers and reals</td>
<td>Comparisons on page AppxE-399</td>
</tr>
<tr>
<td>&lt;...&gt;</td>
<td>Extraction of specified bits of bitstring or integer</td>
<td>Bitstring extraction on page AppxE-396</td>
</tr>
<tr>
<td>&lt;&lt;</td>
<td>Multiply integer by power of 2 (with rounding towards -infinity)</td>
<td>Scaling on page AppxE-400</td>
</tr>
<tr>
<td>&lt;=</td>
<td>Less than or equal comparison of integers and reals</td>
<td>Comparisons on page AppxE-399</td>
</tr>
<tr>
<td>=</td>
<td>Assignment</td>
<td>Assignments on page AppxE-401</td>
</tr>
<tr>
<td>==</td>
<td>Compare for equality (any type)</td>
<td>Equality and non-equality testing on page AppxE-395</td>
</tr>
<tr>
<td>==</td>
<td>Compare for equality (between integers and reals)</td>
<td>Comparisons on page AppxE-399</td>
</tr>
<tr>
<td>&gt;</td>
<td>Greater than comparison of integers and reals</td>
<td>Comparisons on page AppxE-399</td>
</tr>
<tr>
<td>&gt;=</td>
<td>Greater than or equal comparison of integers and reals</td>
<td>Comparisons on page AppxE-399</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>Divide integer by power of 2 (with rounding towards -infinity)</td>
<td>Scaling on page AppxE-400</td>
</tr>
<tr>
<td>Operator</td>
<td>Meaning</td>
<td>See</td>
</tr>
<tr>
<td>-----------</td>
<td>----------------------------------------------</td>
<td>----------------------------------------------------</td>
</tr>
<tr>
<td>2(^N)</td>
<td>Power of two (real result)</td>
<td><em>Scaling</em> on page AppxE-400</td>
</tr>
<tr>
<td>AND</td>
<td>Bitwise AND of bitstrings</td>
<td><em>Logical operations on bitstrings</em> on page AppxE-397</td>
</tr>
<tr>
<td>array</td>
<td>Keyword introducing array type definition</td>
<td><em>Arrays</em> on page AppxE-392</td>
</tr>
<tr>
<td>bit</td>
<td>Bitstring type of length 1</td>
<td><em>Bitstrings</em> on page AppxE-389</td>
</tr>
<tr>
<td>bits(N)</td>
<td>Bitstring type of length N</td>
<td><em>Bitstrings</em> on page AppxE-389</td>
</tr>
<tr>
<td>boolean</td>
<td>Boolean type</td>
<td><em>Booleans</em> on page AppxE-390</td>
</tr>
<tr>
<td>case ... of ...</td>
<td>Control structure</td>
<td><em>case ... of ...</em> on page AppxE-404</td>
</tr>
<tr>
<td>DIV</td>
<td>Quotient from integer division</td>
<td><em>Division and modulo</em> on page AppxE-399</td>
</tr>
<tr>
<td>enumeration</td>
<td>Keyword introducing enumeration type definition</td>
<td><em>Enumerations</em> on page AppxE-390</td>
</tr>
<tr>
<td>EOR</td>
<td>Bitwise EOR of bitstrings</td>
<td><em>Logical operations on bitstrings</em> on page AppxE-397</td>
</tr>
<tr>
<td>FALSE</td>
<td>Boolean constant</td>
<td><em>Booleans</em> on page AppxE-390</td>
</tr>
<tr>
<td>for ...</td>
<td>Control structure</td>
<td><em>for</em> on page AppxE-404</td>
</tr>
<tr>
<td>if ... then ... else ...</td>
<td>Expression selecting between two values</td>
<td><em>Conditional selection</em> on page AppxE-395</td>
</tr>
<tr>
<td>if ... then ... else ...</td>
<td>Control structure</td>
<td><em>if ... then ... else</em> on page AppxE-402</td>
</tr>
<tr>
<td>IMPLEMENTATION_DEFINED</td>
<td>Describes IMPLEMENTATION DEFINED behavior</td>
<td><em>IMPLEMENTATION_DEFINED</em> on page AppxE-402</td>
</tr>
<tr>
<td>integer</td>
<td>Unbounded integer type</td>
<td><em>Integers</em> on page AppxE-390</td>
</tr>
<tr>
<td>MOD</td>
<td>Remainder from integer division</td>
<td><em>Division and modulo</em> on page AppxE-399</td>
</tr>
<tr>
<td>OR</td>
<td>Bitwise OR of bitstrings</td>
<td><em>Logical operations on bitstrings</em> on page AppxE-397</td>
</tr>
<tr>
<td>otherwise</td>
<td>Introduces default case in case ... of ... control structure</td>
<td><em>case ... of ...</em> on page AppxE-404</td>
</tr>
<tr>
<td>real</td>
<td>Real number type</td>
<td><em>Reals</em> on page AppxE-390</td>
</tr>
<tr>
<td>Operator</td>
<td>Meaning</td>
<td>See</td>
</tr>
<tr>
<td>--------------------------</td>
<td>----------------------------------</td>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>repeat ... until ...</td>
<td>Control structure</td>
<td>repeat ... until ... on page AppxE-403</td>
</tr>
<tr>
<td>return</td>
<td>Procedure or function return</td>
<td>Return statements on page AppxE-401</td>
</tr>
<tr>
<td>SEE</td>
<td>Points to other pseudocode to use instead</td>
<td>SEE... on page AppxE-402</td>
</tr>
<tr>
<td>SUBARCHITECTURE_DEFINED</td>
<td>Describes SUBARCHITECTURE DEFINED behavior</td>
<td>SUBARCHITECTURE_DEFINED on page AppxE-402</td>
</tr>
<tr>
<td>TRUE</td>
<td>Boolean constant</td>
<td>Booleans on page AppxE-390</td>
</tr>
<tr>
<td>UNDEFINED</td>
<td>Cause Undefined Instruction exception</td>
<td>UNDEFINED on page AppxE-401</td>
</tr>
<tr>
<td>UNKNOWN</td>
<td>Unspecified value</td>
<td>General expression syntax on page AppxE-393</td>
</tr>
<tr>
<td>UNPREDICTABLE</td>
<td>Unspecified behavior</td>
<td>UNPREDICTABLE on page AppxE-401</td>
</tr>
<tr>
<td>when</td>
<td>Introduces specific case in case ... of ... control structure</td>
<td>case ... of ... on page AppxE-404</td>
</tr>
<tr>
<td>while ... do ...</td>
<td>Control structure</td>
<td>while ... do on page AppxE-404</td>
</tr>
</tbody>
</table>
## F.2 Pseudocode functions and procedures

Table F-2 lists the pseudocode functions and procedures used in this manual, and is an index to their descriptions:

<table>
<thead>
<tr>
<th>Function</th>
<th>Meaning</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Mem[]</td>
<td>Basic memory accesses.</td>
<td>The _Mem[] function on page B2-251</td>
</tr>
<tr>
<td>Abs()</td>
<td>Absolute value of an integer or real.</td>
<td>Unary plus, minus and absolute value on page AppxE-399</td>
</tr>
<tr>
<td>AddWithCarry()</td>
<td>Addition of bitstrings, with carry input and carry/overflow outputs.</td>
<td>Pseudocode details of addition and subtraction on page A2-35</td>
</tr>
<tr>
<td>Align()</td>
<td>Align integer or bitstring to multiple of an integer.</td>
<td>Rounding and aligning on page AppxE-400</td>
</tr>
<tr>
<td>ALUWritePC()</td>
<td>Write value to PC, with interworking for ARM only from ARMv7.</td>
<td>Pseudocode details of ARM core register operations on page A2-36</td>
</tr>
<tr>
<td>ASR()</td>
<td>Arithmetic shift right of a bitstring.</td>
<td>Shift and rotate operations on page A2-32</td>
</tr>
<tr>
<td>ASR_C()</td>
<td>Arithmetic shift right of a bitstring, with carry output.</td>
<td>Shift and rotate operations on page A2-32</td>
</tr>
<tr>
<td>BigEndianReverse()</td>
<td>Endian-reverse the bytes of a bitstring.</td>
<td>Declarations and support functions on page B2-247</td>
</tr>
<tr>
<td>BitCount()</td>
<td>Count number of ones in a bitstring.</td>
<td>Bitstring count on page AppxE-397</td>
</tr>
<tr>
<td>BKPTInstrDebugEvent()</td>
<td>Breakpoint instruction debug event.</td>
<td>Debug event behavior on page C1-324</td>
</tr>
<tr>
<td>BLXWritePC()</td>
<td>Interworking branch with Link and Exchange.</td>
<td>ARM core registers on page A2-36</td>
</tr>
<tr>
<td>BranchTo()</td>
<td>Continue execution at specified address.</td>
<td>Pseudocode details for ARM core register access on page B1-216</td>
</tr>
<tr>
<td>BranchWritePC()</td>
<td>Write value to PC, without interworking.</td>
<td>Pseudocode details of ARM core register operations on page A2-36</td>
</tr>
<tr>
<td>BXWritePC()</td>
<td>Write value to PC, with interworking.</td>
<td>Pseudocode details of ARM core register operations on page A2-36</td>
</tr>
<tr>
<td>CallSupervisor()</td>
<td>Generate exception for SVC instruction.</td>
<td>CallSupervisor() on page AppxE-406</td>
</tr>
<tr>
<td>CheckPermission()</td>
<td>Memory system check of access permission.</td>
<td>Access permission checking on page B2-252</td>
</tr>
<tr>
<td>Function</td>
<td>Meaning</td>
<td>See</td>
</tr>
<tr>
<td>----------------------------------</td>
<td>-------------------------------------------------------------------------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>ClearEventRegister()</td>
<td>Clear the Event Register of the current processor.</td>
<td>Pseudocode details of the Wait For Event lock mechanism on page B1-243</td>
</tr>
<tr>
<td>ClearExclusiveByAddress()</td>
<td>Clear global exclusive monitor records for an address range.</td>
<td>ClearExclusiveByAddress() on page AppxE-406</td>
</tr>
<tr>
<td>ConditionPassed()</td>
<td>Returns TRUE if the current instruction passes its condition check.</td>
<td>Pseudocode details of conditional execution on page A6-100</td>
</tr>
<tr>
<td>Consistent()</td>
<td>Test identically-named instruction bits or fields are identical.</td>
<td>Instruction encoding diagrams and pseudocode on page AppxE-386</td>
</tr>
<tr>
<td>CountLeadingSignBits()</td>
<td>Number of identical sign bits at left end of bitstring, excluding the leftmost bit itself.</td>
<td>Lowest and highest set bits of a bitstring on page AppxE-397</td>
</tr>
<tr>
<td>CountLeadingZeroBits()</td>
<td>Number of zeros at left end of bitstring.</td>
<td></td>
</tr>
<tr>
<td>CurrentCond()</td>
<td>Returns condition for current instruction.</td>
<td>Pseudocode details of conditional execution on page A6-100</td>
</tr>
<tr>
<td>CurrentModeIsPrivileged()</td>
<td>Returns TRUE if current software execution is privileged.</td>
<td>Pseudocode detail of processor operating mode on page B1-207</td>
</tr>
<tr>
<td>DataAddressMatch()</td>
<td>DWT comparator data address matching.</td>
<td>Data address matching on page C1-343</td>
</tr>
<tr>
<td>DataMemoryBarrier()</td>
<td>Perform a DMB operation.</td>
<td>DataMemoryBarrier() on page AppxE-407</td>
</tr>
<tr>
<td>DataSynchronizationBarrier()</td>
<td>Perform a DSB operation.</td>
<td>DataSynchronizationBarrier() on page AppxE-407</td>
</tr>
<tr>
<td>DecodeImmShift()</td>
<td>Decode shift type and amount for an immediate shift.</td>
<td>Shift operations on page A6-101</td>
</tr>
<tr>
<td>DecodeRegShift()</td>
<td>Decode shift type for a register-controlled shift.</td>
<td>Shift operations on page A6-101</td>
</tr>
<tr>
<td>DefaultMemoryAttributes()</td>
<td>Determine memory attributes for an address in the default memory map.</td>
<td>Definition and mapping of memory attributes and permissions on page B2-248</td>
</tr>
<tr>
<td>DefaultPermissions()</td>
<td>Defines the default access permissions for a memory access.</td>
<td></td>
</tr>
<tr>
<td>DefaultTEXDecode()</td>
<td>Determine memory attributes for a set of TEX[2:0], C, B bits.</td>
<td>MPU pseudocode on page B3-290</td>
</tr>
</tbody>
</table>
Table F-2 Pseudocode functions and procedures (continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Meaning</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>Edge()</td>
<td>Edge detection for external interrupts.</td>
<td>External interrupt input behavior on page B3-282</td>
</tr>
<tr>
<td>EncodingSpecificOperations()</td>
<td>Invoke encoding-specific pseudocode.</td>
<td>Instruction encoding diagrams and pseudocode on page AppxE-386</td>
</tr>
<tr>
<td>EventRegistered()</td>
<td>Determine whether the Event Register of the current processor is set.</td>
<td>Pseudocode details of the Wait For Event lock mechanism on page B1-243</td>
</tr>
<tr>
<td>ExceptionActiveBitCount()</td>
<td>Return the number of bits set to 1 in the ExceptionActive[*] array.</td>
<td>Exception return operation on page B1-229</td>
</tr>
<tr>
<td>ExceptionEntry()</td>
<td>Exception entry behavior.</td>
<td>Exception entry behavior on page B1-224</td>
</tr>
<tr>
<td>ExceptionIN()</td>
<td>Determine exception entry status.</td>
<td>External interrupt input behavior on page B3-282</td>
</tr>
<tr>
<td>ExceptionOUT()</td>
<td>Determine exception return status.</td>
<td>External interrupt input behavior on page B3-282</td>
</tr>
<tr>
<td>ExceptionReturn()</td>
<td>Exception return behavior.</td>
<td>Exception return behavior on page B1-227</td>
</tr>
<tr>
<td>ExceptionTaken()</td>
<td>Part of ExceptionEntry() behavior.</td>
<td>Exception entry behavior on page B1-224</td>
</tr>
<tr>
<td>ExecutionPriority()</td>
<td>Return the execution priority of the current active handler or thread.</td>
<td>Exception priorities and preemption on page B1-221</td>
</tr>
<tr>
<td>FindPriv()</td>
<td>Determine access privilege.</td>
<td>Declarations and support functions on page B2-247</td>
</tr>
<tr>
<td>HighestSetBit()</td>
<td>Position of leftmost 1 in a bitstring.</td>
<td>Lowest and highest set bits of a bitstring on page AppxE-397</td>
</tr>
<tr>
<td>Hint_SendEvent()</td>
<td>Perform function of SEV hint instruction.</td>
<td>Hint_SendEvent() on page AppxE-407</td>
</tr>
<tr>
<td>Hint_Yield()</td>
<td>Perform function of YIELD hint instruction.</td>
<td>Hint_Yield() on page AppxE-407</td>
</tr>
<tr>
<td>InITBlock()</td>
<td>Return TRUE if current instruction is in an IT block.</td>
<td>Conditional execution on page A6-99</td>
</tr>
<tr>
<td></td>
<td>Always FALSE in ARMv6-M.</td>
<td></td>
</tr>
<tr>
<td>InterruptAssertion()</td>
<td>Determine status of an external interrupt.</td>
<td>External interrupt input behavior on page B3-282</td>
</tr>
</tbody>
</table>
Table F-2 Pseudocode functions and procedures (continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Meaning</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>InstrAddressMatch()</td>
<td>DWT comparator instruction address matching.</td>
<td>Instruction address matching on page C1-343</td>
</tr>
<tr>
<td>InstructionSynchronizationBarrier()</td>
<td>Perform an ISB operation.</td>
<td>InstructionSynchronizationBarrier() on page AppxE-407</td>
</tr>
<tr>
<td>Int()</td>
<td>Convert bitstring to integer in argument-specified fashion.</td>
<td>Converting bitstrings to integers on page AppxE-398</td>
</tr>
<tr>
<td>IsAligned()</td>
<td>Address alignment check.</td>
<td>Declarations and support functions on page B2-247</td>
</tr>
<tr>
<td>IsOnes()</td>
<td>Test for all-ones bitstring, Boolean result.</td>
<td>Testing a bitstring for being all zero or all ones on page AppxE-397</td>
</tr>
<tr>
<td>IsOnesBit()</td>
<td>Test for all-ones bitstring, bit result.</td>
<td></td>
</tr>
<tr>
<td>IsZero()</td>
<td>Test for all-zeros bitstring, Boolean result.</td>
<td>Testing a bitstring for being all zero or all ones on page AppxE-397</td>
</tr>
<tr>
<td>IsZeroBit()</td>
<td>Test for all-zeros bitstring, bit result.</td>
<td></td>
</tr>
<tr>
<td>LastInITBlock()</td>
<td>Return TRUE if current instruction is the last instruction in an IT block. Always FALSE in ARMv6-M.</td>
<td>Conditional execution on page A6-99</td>
</tr>
<tr>
<td>LateArrival()</td>
<td>Late arrival exception handling.</td>
<td>Late-arriving exceptions on page B1-232</td>
</tr>
<tr>
<td>Len()</td>
<td>Bitstring length.</td>
<td>Bitstring length and top bit on page AppxE-396</td>
</tr>
<tr>
<td>LoadWritePC()</td>
<td>Write value to PC, with interworking.</td>
<td>Pseudocode details of ARM core register operations on page A2-36</td>
</tr>
<tr>
<td>LowestSetBit()</td>
<td>Position of rightmost 1 in a bitstring.</td>
<td>Lowest and highest set bits of a bitstring on page AppxE-397</td>
</tr>
<tr>
<td>LSL()</td>
<td>Logical shift left of a bitstring.</td>
<td>Shift and rotate operations on page A2-32</td>
</tr>
<tr>
<td>LSL_C()</td>
<td>Logical shift left of a bitstring, with carry output.</td>
<td></td>
</tr>
<tr>
<td>LSR()</td>
<td>Logical shift right of a bitstring.</td>
<td></td>
</tr>
<tr>
<td>LSR_C()</td>
<td>Logical shift right of a bitstring, with carry output.</td>
<td></td>
</tr>
<tr>
<td>Function</td>
<td>Meaning</td>
<td>See</td>
</tr>
<tr>
<td>----------------</td>
<td>--------------------------------------------------------------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>Max()</td>
<td>Maximum of integers or reals.</td>
<td>Maximum and minimum on page AppxE-400</td>
</tr>
<tr>
<td>MemA[]</td>
<td>Memory access that must be aligned, at current privilege level.</td>
<td>The MemA[] and MemU[] functions on page B2-251</td>
</tr>
<tr>
<td>MemU[]</td>
<td>Memory access without alignment requirement, at current privilege level.</td>
<td>Memory accesses on page B2-251</td>
</tr>
<tr>
<td>Min()</td>
<td>Minimum of integers or reals.</td>
<td>Maximum and minimum on page AppxE-400</td>
</tr>
<tr>
<td>NOT()</td>
<td>Bitwise inversion of a bitstring.</td>
<td>Logical operations on bitstrings on page AppxE-397</td>
</tr>
<tr>
<td>Ones()</td>
<td>All-ones bitstring.</td>
<td>Bitstring concatenation and replication on page AppxE-396</td>
</tr>
<tr>
<td>ProcessorID()</td>
<td>Return integer identifying the processor.</td>
<td>ProcessorID() on page AppxE-407</td>
</tr>
<tr>
<td>PopStack()</td>
<td>Stack restore sequence on an exception return.</td>
<td>Exception return behavior on page B1-227</td>
</tr>
<tr>
<td>PushStack()</td>
<td>Stack save sequence on exception entry.</td>
<td>Exception entry behavior on page B1-224</td>
</tr>
<tr>
<td>R[]</td>
<td>Access the main ARM core register bank.</td>
<td>Pseudocode details for ARM core register access on page B1-216</td>
</tr>
<tr>
<td>Replicate()</td>
<td>Bitstring replication.</td>
<td>Bitstring concatenation and replication on page AppxE-396</td>
</tr>
<tr>
<td>ResetSCSRegisters()</td>
<td>Resets SCS and NVIC registers.</td>
<td>ResetSCSRegisters() on page AppxE-407</td>
</tr>
<tr>
<td>ReturnAddress()</td>
<td>Return address stacked on exception entry.</td>
<td>Exception entry behavior on page B1-224</td>
</tr>
<tr>
<td>ROR()</td>
<td>Rotate right of a bitstring.</td>
<td>Shift and rotate operations on page A2-32</td>
</tr>
<tr>
<td>ROR_C()</td>
<td>Rotate right of a bitstring, with carry output.</td>
<td></td>
</tr>
<tr>
<td>RRX()</td>
<td>Rotate right with extend of a bitstring.</td>
<td></td>
</tr>
<tr>
<td>RRX_C()</td>
<td>Rotate right with extend of a bitstring, with carry output.</td>
<td></td>
</tr>
</tbody>
</table>
### Table F-2 Pseudocode functions and procedures (continued)

<table>
<thead>
<tr>
<th>Function</th>
<th>Meaning</th>
<th>See</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCS_UpdateStatusRegs()</td>
<td>On taking an exception, updates the SCS registers.</td>
<td><a href="#">SCS_UpdateStatusRegs() on page AppxE-408</a></td>
</tr>
<tr>
<td>SendEvent()</td>
<td>Create a WFE wakeup event.</td>
<td><a href="#">Pseudocode details of the Wait For Event lock mechanism on page B1-243</a></td>
</tr>
<tr>
<td>SetEventRegister()</td>
<td>Set the Event Register of the current processor.</td>
<td><a href="#">Pseudocode details of the Wait For Event lock mechanism on page B1-243</a></td>
</tr>
<tr>
<td>Shift()</td>
<td>Perform a specified shift by a specified amount on a bitstring.</td>
<td><a href="#">Shift operations on page A6-101</a></td>
</tr>
<tr>
<td>Shift_C()</td>
<td>Perform a specified shift by a specified amount on a bitstring, with carry output.</td>
<td></td>
</tr>
<tr>
<td>SignExtend()</td>
<td>Extend bitstring to left with copies of its leftmost bit.</td>
<td><a href="#">Zero-extension and sign-extension of bitstrings on page AppxE-397</a></td>
</tr>
<tr>
<td>SInt()</td>
<td>Convert bitstring to signed integer.</td>
<td><a href="#">Converting bitstrings to integers on page AppxE-398</a></td>
</tr>
<tr>
<td>SleepOnExit()</td>
<td>Sleep on exit.</td>
<td><a href="#">Power management on page B1-240</a></td>
</tr>
<tr>
<td>TailChain()</td>
<td>Tail chaining exception behavior.</td>
<td><a href="#">Tail-chaining on page B1-234</a></td>
</tr>
<tr>
<td>TakeReset()</td>
<td>Reset behavior.</td>
<td><a href="#">Reset behavior on page B1-224</a></td>
</tr>
<tr>
<td>TopBit()</td>
<td>Leftmost bit of a bitstring.</td>
<td><a href="#">Bitstring length and top bit on page AppxE-396</a></td>
</tr>
<tr>
<td>UInt()</td>
<td>Convert bitstring to unsigned integer.</td>
<td><a href="#">Converting bitstrings to integers on page AppxE-398</a></td>
</tr>
<tr>
<td>ValidateAddress()</td>
<td>Validates the address used for a memory access.</td>
<td><a href="#">MPU pseudocode on page B3-290</a></td>
</tr>
<tr>
<td>WaitForEvent()</td>
<td>Wait until WFE instruction completes.</td>
<td><a href="#">Pseudocode details of the Wait For Event lock mechanism on page B1-243</a></td>
</tr>
<tr>
<td>WaitForInterrupt()</td>
<td>Wait until WFI instruction completes.</td>
<td><a href="#">Pseudocode details of Wait For Interrupt on page B1-244</a></td>
</tr>
<tr>
<td>Function</td>
<td>Meaning</td>
<td>See</td>
</tr>
<tr>
<td>------------------</td>
<td>-------------------------------------------------------------------------</td>
<td>-----------------------------------------------</td>
</tr>
<tr>
<td>WriteToRegField()</td>
<td>Indicate a write of 1 to a specified field in a system control register.</td>
<td><em>External interrupt input behavior on page B3-282</em></td>
</tr>
<tr>
<td>ZeroExtend()</td>
<td>Extend bitstring to left with zero bits.</td>
<td><em>Zero-extension and sign-extension of bitstrings on page AppxE-397</em></td>
</tr>
<tr>
<td>Zeros()</td>
<td>All-zeros bitstring.</td>
<td><em>Bitstring concatenation and replication on page AppxE-396</em></td>
</tr>
</tbody>
</table>
Appendix G
Register Index

This appendix provides an index to the descriptions of the ARM registers in the document. It lists both the ARM core registers and the memory mapped registers, and contains the following sections:

- ARM core registers on page AppxG-422
- Memory mapped system registers on page AppxG-423
- Memory mapped debug registers on page AppxG-424.
# G1 ARM core registers

Table G-1 provides an index to the main descriptions of the ARM core registers defined in ARMv6-M.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12</td>
<td>Registers on page B1-211</td>
</tr>
<tr>
<td>SP_main, SP_process (R13, banked)</td>
<td>The SP registers on page B1-211</td>
</tr>
<tr>
<td>LR (R14)</td>
<td>Registers on page B1-211</td>
</tr>
<tr>
<td>PC (R15)</td>
<td>Registers on page B1-211</td>
</tr>
<tr>
<td>APSRa</td>
<td>The special-purpose program status registers, xPSR on page B1-212</td>
</tr>
<tr>
<td>IPSRa</td>
<td>The special-purpose program status registers, xPSR on page B1-212</td>
</tr>
<tr>
<td>EPSRa, b</td>
<td>The special-purpose program status registers, xPSR on page B1-212</td>
</tr>
<tr>
<td>PRIMASK</td>
<td>The special-purpose mask register, PRIMASK on page B1-214</td>
</tr>
<tr>
<td>CONTROL</td>
<td>The special-purpose CONTROL register on page B1-215</td>
</tr>
</tbody>
</table>

a. xPSR is the combined APSR, IPSR, and EPSR.
b. EPSR[24] is called the T-bit.
G.2 Memory mapped system registers

Table G-2 provides an index to the main descriptions of the memory mapped system control registers defined in ARMv6-M. The registers are listed in the order they are described in this manual.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPUID</td>
<td>CPUID Base Register on page B3-264</td>
</tr>
<tr>
<td>ICSR</td>
<td>Interrupt Control State Register, ICSR on page B3-265</td>
</tr>
<tr>
<td>AIRCR</td>
<td>Application Interrupt and Reset Control Register, AIRCR on page B3-268</td>
</tr>
<tr>
<td>CCR</td>
<td>Configuration and Control Register, CCR on page B3-271</td>
</tr>
<tr>
<td>SHPR2</td>
<td>System Handler Priority Register 2, SHPR2 on page B3-272</td>
</tr>
<tr>
<td>SHPR3</td>
<td>System Handler Priority Register 3, SHPR3 on page B3-273</td>
</tr>
<tr>
<td>SHCSR</td>
<td>System Handler Control and State Register, SHCSR on page C1-329</td>
</tr>
<tr>
<td>SYST_CSR</td>
<td>SysTick Control and Status Register, SYST_CSR on page B3-277</td>
</tr>
<tr>
<td>SYST_RVR</td>
<td>SysTick Reload Value Register, SYST_RVR on page B3-278</td>
</tr>
<tr>
<td>SYST_CVR</td>
<td>SysTick Current Value Register, SYST_CVR on page B3-279</td>
</tr>
<tr>
<td>SYST_CALIB</td>
<td>SysTick Calibration Value Register, SYST_CALIB on page B3-280</td>
</tr>
<tr>
<td>NVIC_ISER</td>
<td>Interrupt Set-Enable Register, NVIC_ISER on page B3-284</td>
</tr>
<tr>
<td>NVIC_ICER</td>
<td>Interrupt Clear Enable Register, NVIC_ICER on page B3-285</td>
</tr>
<tr>
<td>NVIC_ISPR</td>
<td>Interrupt Set-Pending Register, NVIC_ISPR on page B3-286</td>
</tr>
<tr>
<td>NVIC_ICPR</td>
<td>Interrupt Clear-Pending Register, NVIC_ICPR on page B3-287</td>
</tr>
<tr>
<td>NVIC_IPRn</td>
<td>Interrupt Priority Registers, NVIC_IPR0 - NVIC_IPR7 on page B3-288</td>
</tr>
</tbody>
</table>
# G.3 Memory mapped debug registers

Table G-3 provides an index to the main descriptions of the memory mapped debug registers defined in the ARMv6-M Debug Extension. The registers are listed in the order they are described in this manual.

<table>
<thead>
<tr>
<th>Registera</th>
<th>Description, see</th>
</tr>
</thead>
<tbody>
<tr>
<td>DFSR</td>
<td>Debug Fault Status Register, DFSR on page C1-330</td>
</tr>
<tr>
<td>DHCSR</td>
<td>Debug Halting Control and Status Register, DHCSR on page C1-331</td>
</tr>
<tr>
<td>DCRSR</td>
<td>Debug Core Register Selector Register, DCRSR on page C1-335</td>
</tr>
<tr>
<td>DCRDR</td>
<td>Debug Core Register Data Register, DCRDR on page C1-337</td>
</tr>
<tr>
<td>DEMCR</td>
<td>Debug Exception and Monitor Control Register, DEMCR on page C1-338</td>
</tr>
<tr>
<td>DWT_CTRL</td>
<td>Control register, DWT_CTRL on page C1-346</td>
</tr>
<tr>
<td>DWT_PCSR</td>
<td>Program Counter Sample Register, DWT_PCSR on page C1-347</td>
</tr>
<tr>
<td>DWT_COMPx</td>
<td>Comparator registers, DWT_COMPx on page C1-347</td>
</tr>
<tr>
<td>DWT_MASKx</td>
<td>Comparator Mask registers, DWT_MASKx on page C1-348</td>
</tr>
<tr>
<td>DWT_FUNCTIONx</td>
<td>Comparator Function registers, DWT_FUNCTIONx on page C1-349</td>
</tr>
<tr>
<td>BP_CTRL</td>
<td>Breakpoint Control register, BP_CTRL on page C1-352</td>
</tr>
<tr>
<td>BP_COMPx</td>
<td>Breakpoint Comparator registers, BP_COMPx on page C1-354</td>
</tr>
</tbody>
</table>

* In addition to the registers listed, the Debug Extension includes bits in the ICSR, see Interrupt Control State Register, ICSR on page B3-265.
AAPCS
Procedure Call Standard for the ARM Architecture.

Addressing mode
Means a method for generating the memory address used by a load/store instruction.

Aligned
Refers to data items stored in such a way that their address is divisible by the highest power of 2 that divides their size. Aligned halfwords, words and doublewords therefore have addresses that are divisible by 2, 4 and 8 respectively.

An aligned access is one where the address of the access is aligned to the size of an element of the access

APSR
See Application Program Status Register.

Application Program Status Register
The register containing those bits that deliver status information about the results of instructions, the N, Z, C, and V bits of the xPSR. See The special-purpose program status registers, xPSR on page B1-212.

Atomicity
Is a term that describes either single-copy atomicity or multi-copy atomicity. The forms of atomicity used in the ARM architecture are defined in Atomicity in the ARM architecture on page A3-49.

See also Multi-copy Atomicity, Single-copy atomicity.

Banked register
Is a register that has multiple instances, with the instance that is in use depending on the processor mode, security state, or other processor state.
**Base register**
Is a register specified by a load/store instruction that is used as the base value for the instruction's address calculation. Depending on the instruction and its addressing mode, an offset can be added to or subtracted from the base register value to form the virtual address that is sent to memory.

**Base register write-back**
Describes writing back a modified value to the base register used in an address calculation.

**Big-endian memory**
Means that:

- a byte or halfword at a word-aligned address is the most significant byte or halfword in the word at that address
- a byte at a halfword-aligned address is the most significant byte in the halfword at that address.

**Blocking**
Describes an operation that does not permit following instructions to be executed before the operation is completed.

A non-blocking operation can permit following instructions to be executed before the operation is completed, and in the event of encountering an exception do not signal an exception to the processor. This enables implementations to retire following instructions while the non-blocking operation is executing, without the requirement to retain precise processor state.

**Branch prediction**
Is where a processor chooses a future execution path to prefetch along (see Prefetching). For example, after a branch instruction, the processor can choose to prefetch either the instruction following the branch or the instruction at the branch target.

**Breakpoint**
Is a debug event triggered by the execution of a particular instruction, specified in terms of the address of the instruction and/or the state of the processor when the instruction is executed.

**Byte**
Is an 8-bit data item.

**Cache**
Is a block of high-speed memory locations whose addresses are changed automatically in response to which memory locations the processor is accessing, and whose purpose is to increase the average speed of a memory access.

**Cache contention**
Is when the number of frequently-used memory cache lines that use a particular cache set exceeds the set-associativity of the cache. In this case, main memory activity goes up and performance drops.

**Cache hit**
Is a memory access that can be processed at high speed because the data it addresses is already in the cache.

**Cache line**
Is the basic unit of storage in a cache. Its size is always a power of two (usually 4 or 8 words), and must be aligned to a suitable memory boundary. A memory cache line is a block of memory locations with the same size and alignment as a cache line. Memory cache lines are sometimes loosely called cache lines.
Cache miss
Is a memory access that cannot be processed at high speed because the data it addresses is not in the cache.

Callee-save registers
Are registers that a called procedure must preserve. To preserve a callee-save register, the called procedure would normally either not use the register at all, or store the register to the stack during procedure entry and re-load it from the stack during procedure exit.

Caller-save registers
Are registers that a called procedure does not have to preserve. If the calling procedure requires their values to be preserved, it must store and reload them itself.

Clear
Relates to registers or register fields. Indicates the bit has a value of zero (or bit field all 0s), or is being written with zero or all 0s.

Conditional execution
Means that if the condition code flags indicate that the corresponding condition is true when the instruction starts executing, it executes normally. Otherwise, the instruction does nothing.

Configuration
Settings made on reset, or immediately after reset, and normally expected to remain static throughout program execution.

Context switch
Is the saving and restoring of computational state when switching between different threads or processes. In this manual, the term context switch is used to describe any situations where the context is switched by an operating system and might or might not include changes to the address space.

DCB
Debug Control Block - a region within the System Control Space (see SCS) specifically assigned to register support of debug features.

Digital signal processing (DSP)
Refers to a variety of algorithms that are used to process signals that have been sampled and converted to digital form. Saturated arithmetic is often used in such algorithms.

Direct Memory Access
Is an operation that accesses main memory directly, without the processor performing any accesses to the data concerned.

Do-not-modify fields (DNM)
Means the value must not be altered by software. DNM fields read as UNKNOWN values, and can only be written with the same value read from the same field on the same processor.

Doubleword
Is a 64-bit data item. Doublewords are normally at least word-aligned in ARM systems.

Doubleword-aligned
Means that the address is divisible by 8.

DSP
See Digital signal processing

DWT
Data Watchpoint and Trace - part of the ARM debug architecture.
**Endianness**
Is an aspect of the system’s memory mapping. See big-endian and little-endian.

**EPSR**
*See* Execution Program Status Register.

**ETM**
Embedded Trace Macrocell - part of the ARM debug architecture

**Exception**
Handles an event. For example, an exception could handle an external interrupt or an Undefined Instruction.

**Exception vector**
Is one of a number of fixed addresses in low memory, or in high memory if high vectors are configured.

**Execution Program Status Register**
The register that contains the execution state bits and is part of the xPSR. See *The special-purpose program status registers, xPSR* on page B1-212.

**Execution stream**
The stream of instructions that would have been executed by sequential execution of the program.

**Explicit access**
A read from memory, or a write to memory, generated by a load or store instruction executed in the processor. Reads and writes generated by L1 DMA accesses or hardware translation table accesses are not explicit accesses.

**Fault**
An exception caused by some form of system error.

**General-purpose register**
Is one of the 32-bit general-purpose integer registers, R0 to R15. Note that R15 holds the Program Counter, and there are often limitations on its use that do not apply to R0 to R14.

**Halfword**
Is a 16-bit data item. Halfwords are normally halfword-aligned in ARM systems.

**Halfword-aligned**
Means that the address is divisible by 2.

**High registers**
Are ARM core registers 8 to 15, that can be accessed by some Thumb instructions.

**Immediate and offset fields**
Are unsigned unless otherwise stated.

**Immediate values**
Are values that are encoded directly in the instruction and used as numeric data when the instruction is executed. Many ARM and Thumb instructions permit small numeric values to be encoded as immediate values in the instruction that operates on them.

**IMP**
Is an abbreviation used in diagrams to indicate that the bit or bits concerned have IMPLEMENTATION DEFINED behavior.
**IMPLEMENTATION DEFINED**

Means that the behavior is not architecturally defined, but should be defined and documented by individual implementations.

**Index register**

Is a register specified in some load/store instructions. The value of this register is used as an offset to be added to or subtracted from the base register value to form the address that is sent to memory. Some addressing modes optionally permit the index register value to be shifted before the addition or subtraction.

**Inline literals**

These are constant addresses and other data items held in the same area as the code itself. They are automatically generated by compilers, and can also appear in assembler code.

**Interrupt Program Status Register**

The register that provides status information on whether an application thread or exception handler is currently executing on the processor. If an exception handler is executing, the register provides information on the exception type. The register is part of the xPSR. See *The special-purpose program status registers, xPSR* on page B1-212.

**Interworking**

Is a method of working that permits branches between ARM and Thumb code in architecture variants that support both execution states.

**IPSR**  
*See Interrupt Program Status Register.*

**ITM**  
Instrumentation Trace Macrocell - part of the ARM debug architecture

**Little-endian memory**

Means that:

- a byte or halfword at a word-aligned address is the least significant byte or halfword in the word at that address
- a byte at a halfword-aligned address is the least significant byte in the halfword at that address.

**Load/Store architecture**

Is an architecture where data-processing operations only operate on register contents, not directly on memory contents.

**Long branch**

Is the use of a load instruction to branch to anywhere in the 4GB address space.

**Memory barrier**

*See Memory barriers on page A3-61.*

**Memory coherency**

Is the problem of ensuring that when a memory location is read (either by a data read or an instruction fetch), the value actually obtained is always the value that was most recently written to the location. This can be difficult when there are multiple possible physical locations, such as main memory, a write buffer and/or cache(s).
Memory hint
A memory hint instruction enables you to provide advance information to memory systems about future memory accesses, without actually loading or storing any data to or from the register file.

Memory-mapped I/O
Uses special memory addresses that supply I/O functions when they are loaded from or stored to.

Memory Protection Unit (MPU)
Is a hardware unit whose registers provide simple control of a limited number of protection regions in memory.

MPU  See Memory Protection Unit.

NRZ  Non-Return-to-Zero - physical layer signaling scheme used on asynchronous communication ports.

Multi-copy atomicity
Is the form of atomicity described in Multi-copy atomicity on page A3-50.

See also Atomicity, Single-copy atomicity.

Offset addressing
Means that the memory address is formed by adding or subtracting an offset to or from the base register value.

Physical address
Identifies a main memory location.

Post-indexed addressing
Means that the memory address is the base register value, but an offset is added to or subtracted from the base register value and the result is written back to the base register.

Prefetching
Is the process of fetching instructions from memory before the instructions that precede them have finished executing. Prefetching an instruction does not mean that the instruction has to be executed.

Pre-indexed addressing
Means that the memory address is formed in the same way as for offset addressing, but the memory address is also written back to the base register.

Privileged access
Memory systems typically check memory accesses from privileged modes against supervisor access permissions rather than the more restrictive user access permissions. The use of some instructions is also restricted to privileged modes.

Protection region
Is a memory region whose position, size, and other properties are defined by Memory Protection Unit registers.

Protection Unit
See Memory Protection Unit.
Pseudo-instruction
UAL assembler syntax that assembles to an instruction encoding that is expected to disassemble to a different assembler syntax, and is described in this manual under that other syntax. For example, MOV <Rd>,<Rm>, LSL #<n> is a pseudo-instruction that is expected to disassemble as LSL <Rd>,<Rm>,#<n>.

PSR Program Status Register. See APSR, EPSR, IPSR and xPSR.

RAO See Read-As-One (RAO).

RAZ See Read-As-Zero (RAZ).

RAO/SBOP field
Read-As-One, Should-Be-One-or-Preserved on writes.

In any implementation, the bit must read as 1, or all 1s for a bit field, and writes to the field must be ignored.

Software can rely on the field reading as 1, or all 1s for a bitfield, but must use an SBOP policy to write to the field.

RAZ/SBZP field
Read-As-Zero, Should-Be-Zero-or-Preserved on writes.

In any implementation, the bit must read as 0, or all 0s for a bit field, and writes to the field must be ignored.

Software can rely on the field reading as zero, but must use an SBZP policy to write to the field.

Read-As-One (RAO)
In any implementation, the bit must read as 1, or all 1s for a bit field.

Read-As-Zero (RAZ)
In any implementation, the bit must read as 0, or all 0s for a bit field.

Read-Modify-Write fields (RMW)
Are read to a general-purpose register, the relevant fields updated in the register, and the register value written back.

Reserved
Unless otherwise stated:
• instructions that are reserved or that access reserved registers have UNPREDICTABLE behavior
• bit positions described as Reserved are UNK/SBZP.

Return Link
a value relating to the return address

R/W1C register bits marked R/W1C can be read normally and support write-one-to-clear. A read then write of the result back to the register clears all bits set. R/W1C protects against read-modify-write errors occurring on bits set between reading the register and writing the value back. Because they are written as zero, they are not cleared.

RAZ/WI Read-As-Zero, Writes Ignored.
In any implementation, the bit must read as 0, or all 0s for a bit field, and writes to the field must be ignored.
Software can rely on the bit reading as 0, or all 0s for a bit field, and on writes being ignored.

**RO**  Read only register or register field. RO bits are ignored on write accesses.

**RISC**  Reduced Instruction Set Computer.

**RMW**  See Read-Modify-Write fields.

**Saturated arithmetic**

Is integer arithmetic in which a result that would be greater than the largest representable number is set to the largest representable number, and a result that would be less than the smallest representable number is set to the smallest representable number. Signed saturated arithmetic is often used in DSP algorithms. It contrasts with the normal signed integer arithmetic used in ARM processors, in which overflowing results wrap around from $+2^{31}–1$ to $–2^{31}$, or from $–2^{31}$ to $+2^{31}–1$.

**SBO**  See Should-Be-One fields.

**SBOP**  See Should-Be-One-or-Preserved fields.

**SBZ**  See Should-Be-Zero fields.

**SBZP**  See Should-Be-Zero-or-Preserved fields.

**SCB**  System Control Block - an address region within the System Control Space used for key feature control and configuration associated with the exception model.

**SCS**  System Control Space - a 4kB region of the memory map reserved for system control and configuration.

**Security hole**

Is a mechanism that bypasses system protection.

**Set**  Relates to registers or register fields. Indicates the bit has a value of 1 (or bit field all 1s), or is being written with 1 or all 1s, unless explicitly stated otherwise.

**Self-modifying code**

Is code that writes one or more instructions to memory and then executes them. This type of code cannot be relied on without the use of barrier instructions to ensure synchronization.

**Should-Be-One fields (SBO)**

Should be written as 1 (or all 1s for a bit field) by software. Values other than 1 produce UNPREDICTABLE results.

**Should-Be-One-or-Preserved fields (SBOP)**

Should be written as 1 (or all 1s for a bit field) by software if the value is being written without having been previously read, or if the register has not been initialized. Where the register was previously read, the value in the field should be preserved by writing the same value that has been previously read from the same field on the same processor.

Hardware must ignore writes to these fields.

If a value is written to the field that is neither 1 (or all 1s for a bit field), nor a value previously read for the same field on the same processor, the result is UNPREDICTABLE.
**Should-Be-Zero fields (SBZ)**

Should be written as 0 (or all 0s for a bit field) by software. Values other than 0 produce UNPREDICTABLE results.

**Should-Be-Zero-or-Preserved fields (SBZP)**

Should be written as 0 (or all 0s for a bit field) by software if the value is being written without having been previously read, or if the register has not been initialized. Where the register was previously read, the value in the field should be preserved by writing the same value that has been previously read from the same field on the same processor.

Hardware must ignore writes to these fields.

If a value is written to the field that is neither 0 (or all 0s for a bit field), nor a value previously read for the same field on the same processor, the result is UNPREDICTABLE.

**Signed data types**

Represent an integer in the range $-2^{N-1}$ to $+2^{N-1}-1$, using two's complement format.

**Signed immediate and offset fields**

Are encoded in two's complement notation unless otherwise stated.

**Simple sequential execution**

The behavior of an implementation that fetches, decodes and completely executes each instruction before proceeding to the next instruction. Such an implementation performs no speculative accesses to memory, including to instruction memory. The implementation does not pipeline any phase of execution. In practice, this is the theoretical execution model that the architecture is based on, and ARM does not expect this model to correspond to a realistic implementation of the architecture.

**Single-copy atomicity**

Is the form of atomicity described in *Single-copy atomicity* on page A3-49.

*See also* Atomicity, Multi-copy atomicity.

**Spatial locality**

Is the observed effect that after a program has accessed a memory location, it is likely to also access nearby memory locations in the near future. Caches with multi-word cache lines exploit this effect to improve performance.

**SUBARCHITECTURE DEFINED**

Means that the behavior is expected to be specified by a subarchitecture definition. Typically, this is shared by multiple implementations, but it must only be relied on by specified types of code. This minimizes the software changes required when a new subarchitecture has to be developed.

**SVC**

Is a supervisor call.

**SWI**

Is a former term for SVC.

**Status registers**

*See* APSR, EPSR, IPSR and xPSR.
Temporal locality
Is the observed effect that after a program has accesses a memory location, it is likely to access the same memory location again in the near future. Caches exploit this effect to improve performance.

Thumb instruction
Is one or two halfwords that specify an operation for a processor in Thumb state to perform. Thumb instructions must be halfword-aligned.

TPIU
Trace Port Interface Unit - part of the ARM debug architecture

UAL
See Unified Assembler Language.

Unaligned
An unaligned access is an access where the address of the access is not aligned to the size of an element of the access.

Unaligned memory accesses
Are memory accesses that are not, or might not be, appropriately halfword-aligned, word-aligned, or doubleword-aligned.

Unallocated
Except where otherwise stated, an instruction encoding is unallocated if the architecture does not assign a specific function to the entire bit pattern of the instruction, but instead describes it as UNDEFINED, UNPREDICTABLE, or an unallocated hint instruction.

A bit in a register is unallocated if the architecture does not assign a function to that bit.

UNDEFINED
Indicates an instruction that generates an Undefined Instruction exception.

Unified Assembler Language
The assembler language introduced with Thumb-2 technology and used in this document. See Unified Assembler Language on page A4-68 for details.

Unified cache
Is a cache used for both processing instruction fetches and processing data loads and stores.

Unindexed addressing
Means addressing in which the base register value is used directly as the address to send to memory, without adding or subtracting an offset. In most types of load/store instruction, unindexed addressing is performed by using offset addressing with an immediate offset of 0.

UNKNOWN
An UNKNOWN value does not contain valid data, and can vary from moment to moment, instruction to instruction, and implementation to implementation. An UNKNOWN value must not be a security hole. UNKNOWN values must not be documented or promoted as having a defined value or effect.

UNK/SBOP field
UNKNOWN on reads, Should-Be-One-or-Preserved on writes.

In any implementation, the bit must read as 1 (or all 1s for a bit field), and writes to the field must be ignored.

Software must not rely on the field reading as 1 (or all 1s), and must use an SBOP policy to write to the field.
UNK/SBZP field
UNK/SBZP field
UNKNOWN on reads, Should-Be-Zero-or-Preserved on writes.
In any implementation, the bit must read as 0 (or all 0s for a bit field), and writes to the field must be ignored.
Software must not rely on the field reading as zero, and must use an SBZP policy to write to the field.

UNK field
UNK field
Contains an UNKNOWN value.

UNPREDICTABLE
UNPREDICTABLE
Means the behavior cannot be relied on. UNPREDICTABLE behavior must not represent a security hole.
UNPREDICTABLE behavior must not hang the processor, or any parts of the system. UNPREDICTABLE behavior
must not be documented or promoted as having a defined effect.

Unsigned data types
Unsigned data types
Represent a non-negative integer in the range 0 to \( +2^n - 1 \), using normal binary format.

Watchpoint
Watchpoint
Is a debug event triggered by an access to memory, specified in terms of the address of the location in
memory being accessed.

Word
Word
Is a 32-bit data item. Words are normally word-aligned in ARM systems.

WO
WO
Write only register or register field. WO bits are UNKNOWN on read accesses.

Word-aligned
Word-aligned
Means that the address is divisible by 4.

Write buffer
Write buffer
Is a block of high-speed memory whose purpose is to optimize stores to main memory.

xPSR
xPSR
Is the term used to describe the combination of the APSR, EPSR and IPSR into a single 32-bit Program
Status Register. See The special-purpose program status registers, xPSR on page B1-212.