

60% Efficient 10-GHz Power Amplifier With Dynamic Drain Bias Control

Narisi Wang, *Student Member, IEEE*, Vahid Yousefzadeh, *Student Member, IEEE*, Dragan Maksimović, *Member, IEEE*, Srdjan Pajić, *Student Member, IEEE*, and Zoya B. Popović, *Fellow, IEEE*

Abstract—This paper describes the design, implementation, and characterization of a high-efficiency 10-GHz amplifier with dynamic drain bias control that maintains high efficiency over a range of output power levels. The power amplifier (PA) operates in class-E switched mode with 67% drain efficiency at an output power of 20.3 dBm, 0.7 dB less than the specified maximum power for the device. A coupler and detector at the output of the PA provide a feedback signal to the drain-bias controller based on a 96% efficient Buck dc–dc converter. When compared with a PA with constant drain bias (4 V), the average efficiency of the PA with dynamic biasing is improved by a factor of 1.4. Over an output power between 15–20 dBm, the drain bias varies from 2 to 4 V, and the efficiency improves from 22% to 65% at the lower power level. The efficiency includes the losses in the dc–dc converter.

Index Terms—dc–dc converter, dynamic biasing, high efficiency, power amplifiers (PAs).

I. INTRODUCTION

HIGH-EFFICIENCY power amplifiers (PAs) are designed to operate in the saturated regime. As a consequence, when a range of output power levels is required, such as in the case of mobile phone communications, the efficiency suffers at the lower power levels. The idea of dynamic control of the bias supply is brought up to increase the efficiency for low output power levels by optimally varying the bias supply [1]–[7]. Hanington *et al.* [4] designed a dynamic control circuit using a boost dc–dc converter, and demonstrated an increase in average efficiency by a factor 1.64 (from 3.89% to 6.38%) for a 1-MHz bandwidth code-division multiple-access (CDMA) signal input to a 950-MHz HBT class-A PA. The same authors applied a digital signal processor (DSP) controlled dc–dc converter and a predistortion technique to a 950-MHz CDMA signal amplifier and showed improvement in efficiency (by a factor of 1.4), as well as linearity (8-dB improvement in adjacent channel power ratio) [5]. Staudinger *et al.* [6] and Raab *et al.* [7] used a class-S modulator to supply the dynamic changing drain bias at low microwave frequencies (835 MHz and *L*-band). In [6], the average efficiency for CDMA signals was increased by a factor of five over the constant bias case.

Manuscript received July 26, 2003; revised October 15, 2003. This work was supported by the Defense Advanced Research Projects Agency Intelligent RF Front Ends Program under Grant N00014-02-1-0501 and by the Wright-Patterson Air Force Base, Wyle Laboratories under Grant PO 19035.0D.31-369S.

The authors are with the Department of Electrical and Computer Engineering, University of Colorado at Boulder, Boulder, CO 80309-0425 USA.

Digital Object Identifier 10.1109/TMTT.2004.823592




Fig. 1. Switched-mode PA with closed-loop power control using dynamic drain bias.

The goal of this paper is to demonstrate very high peak efficiency (over 60%), as well as improved average efficiency over a range of output power levels of an *X*-band PA. The 10-GHz design frequency is ten times higher than the carrier frequencies in [1]–[7], making the high-efficiency switch-mode design more difficult. The block diagram of the dynamically biased class-E PA is shown in Fig. 1. A coupler/detector circuit at the output of the PA provides a reference feedback signal to the controller of a high-efficiency Buck dc–dc converter. The PA, detector, controller circuit, and dc–dc converter are characterized separately, and then in a complete feedback circuit.

II. CLASS-E AMPLIFIER DESIGN

In a class-E switched mode PA, the transistor is biased to operate as a switch and ideally offers 100% efficiency [8], [9]. The class-E mode was extended to microwave frequencies in a transmission-line circuit in 1995 [10]. The optimal class-E mode of operation requires the load to be open circuited for all harmonics with a fundamental-frequency impedance of

$$Z_E = \frac{0.28}{\omega_S C_{OUT}} e^{j49^\circ} \quad (1)$$

where C_{OUT} is the output capacitance of the transistor at the fundamental angular frequency ω_S . The finite resistance during the ON state of the transistor and finite switching speed makes the ideal 100% efficiency impossible to achieve, but nevertheless, very high efficiencies around 70% are attainable at *X*-band [11], [12].

The 10-GHz class-E PA used in this study adopts the same design as in [12], where 16 such PAs are combined in a spatial power combiner with 80% combining efficiency. The PA uses a commercial GaAs MESFET from Alpha Industries, Woburn, MA, that can operate in suboptimal class-E mode at 10 GHz






Fig. 2. Microwave portion of the dynamically controlled PA circuit, includes the PA with input and output matching circuits, biasing circuits, and output power detector (coupler, Schottky diode, and low-pass filter).



(a)



(b)

Fig. 3. Measured characteristics of the class-E PA element. (a) Gain and efficiency as a function of output power. (b) Output power and efficiency as a function of input power.

with a drain efficiency around 70%. The efficiency is above 60% over a 14% bandwidth with output power flatness of 0.5 dB [12].

The microwave portion of the dynamically biased PA circuit is shown in Fig. 2. The PA output network consists of two stubs, one that provides the open-circuit termination for the second harmonic and the other the desired load at the fundamental frequency. The input matching network maximizes the compressed amplifier gain. The substrate used in the PA implementation is Rogers TMM6 with $\epsilon_r = 6$ and a thickness of 0.635 mm. The chip device is mounted on a ground pedestal to minimize bond-wire inductances. Fig. 3 shows the measured power, efficiency, and gain of the PA in terms of input and output power. The results in Fig. 3(a) are measured for a fixed input power of 12 dBm, gate bias of -1.4 V and varying drain bias. The output power and efficiency in Fig. 3(b) are measured with a gate bias of -1.4 V, a drain bias of 4.0 V and varying input power.




Fig. 4. Measured drain voltage and current of the PA versus output power for constant input power.




Fig. 5. Power stage of the synchronous buck converter. The range of input dc voltage is 5–7 V, $C_1 = C_2 = 10 \mu\text{F}$, $L = 10 \mu\text{H}$, and the load is the class-E microwave PA drain terminal. The MOSFETs used in this implementation are IRF7331.

The PA drain bias properties are also characterized in order to define the operating range for the dc–dc converter. For the case of power control presented here, the measured dependence of I_{DS} and V_{DS} over a range of output powers is recorded in Fig. 4, and this information provides the reference for the design of the power control feedback loop shown in Fig. 1.

To sense the output power, a 20-dB coupled-line coupler and a single-diode detector follow the output PA matching circuit. The insertion loss of the coupler is less than 0.5 dB, with connectors contributing approximately 0.2 dB in addition. An Agilent HSCH-5332 Schottky diode is used for the detector. Input matching is provided by a single stub and, at the output, the 10-GHz signal is filtered to obtain the signal V_{sense} . In the feedback loop, this signal is compared with a reference V_{ref} , which serves as the power command signal. The loop is closed through the dc–dc converter that adjusts the drain bias to the PA such that the measured output power signal matches the command power signal.

III. DYNAMIC DRAIN-BIAS CONTROL CIRCUIT

The drain-bias voltage of the PA is provided by a synchronous dc–dc buck converter shown in Fig. 5. This converter is the most preferred configuration in low-voltage step-down applications because the relatively low voltage drop across the synchronous rectifier reduces conduction losses [13]. The filter inductor ($L = 10 \mu\text{H}$) is selected so that the inductor current ripple results in zero-voltage switching of the MOSFETs Q_1 and Q_2 [13]. As a result, switching losses in the converter are reduced. Following design guidelines for optimization of the total switching loss, which results in a tradeoff between conduction and switching losses [14], the IRF7331 MOSFETs Q_1 and Q_2 and the switching frequency $f_s = 200$ kHz are selected to maximize




Fig. 6. Self-assessment signal V_{sense} from the detector at the output of the PA is compared with a pre-measured power reference signal V_{ref} obtained by characterizing the PA. The PWM generates the gate-drive control signals g_1 and g_2 for the MOSFETs Q_1 and Q_2 from Fig. 1.




Fig. 7. Measured waveforms in the synchronous buck converter. Trace 1: gate drive signal g_1 . Trace 2: gate drive signal g_2 . Trace 3: Q_2 drain voltage v_{sw} . Trace 4: inductor L current i_L (200 mA/div). The switching frequency is $f_s = 200$ kHz with an output voltage $V_{\text{DS}} = 3$ V and load current $I_{\text{DS}} = 30$ mA.

the efficiency of the converter over the operating range shown in Fig. 4. The low effective series resistance output filter capacitor ($C_2 = 10 \mu\text{F}$) results in negligibly small switching ripple in the drain bias voltage V_{DS} .

The control circuitry of the dc–dc is shown in Fig. 6. The self-assessment signal V_{sense} from the detector at the output of the PA is compared with a pre-measured power reference signal V_{ref} obtained by characterizing the PA. The output of the comparator is the error signal, which is integrated by the compensator for precise steady-state output power regulation.

The output of the compensator is the input to a pulsewidth modulator (PWM), which generates the gate-drive control signals g_1 and g_2 for the MOSFETs Q_1 and Q_2 . Fig. 7 shows experimental waveforms in the synchronous buck converter: the inductor current i_L , switching waveform v_{sw} , and gate-drive signals g_1 and g_2 .

During the dT_s portion of the switching period T_s , the MOSFET Q_1 is turned on and the inductor current ramps up. When the MOSFET Q_1 is turned off, the inductor current discharges the parasitic capacitance at the v_{sw} node. After a short delay td_1 , the switching voltage v_{sw} drops to zero, and the synchronous rectifier Q_2 is turned on at zero voltage. During the $d'T_s$ portion of the switching period, the MOSFET Q_2 is on and the inductor current ramps down. At the end of the $d'T_s$ interval, the inductor current has reversed polarity. As a result, when Q_2 is turned off, the inductor current charges the parasitic capacitance at the v_{sw} node, which allows zero-voltage turn-on of the MOSFET Q_2 after a short delay td_2 . The necessary delays td_1 and td_2 are created by the dead-time circuit block shown in Fig. 6. The zero-voltage-switching quasi-square-wave




Fig. 8. Measured efficiency of the dc–dc converter as a function of the output voltage V_{DS} for the PA as the load.




Fig. 9. Measured efficiency for the PA with constant drain bias (dashed–dotted line), the PA with manual drain bias control (dashed line), the entire closed-loop system when the connector loss and coupler loss is calibrated out (solid line), and the uncalibrated closed-loop system (dotted line).

operation described above results in reduced switching loss and improved efficiency of the converter [15].

The measured efficiency of the dc–dc converter with the PA as the load is shown in Fig. 8 as a function of the output voltage V_{DS} , which is the drain-bias voltage for the PA. For load currents greater than 15 mA and output voltages greater than 1.5 V, the efficiency is above 95%. In the operation region of the PA, which is indicated in Fig. 4, the dc–dc converter efficiency is greater than 96%.

IV. CLOSED-LOOP DYNAMIC BIAS CONTROL OF PA

The entire dynamically biased PA, as shown in Fig. 1, is implemented in a hybrid circuit and characterized. The sensed voltage V_{sense} at the output of the detector is compared to the power reference voltage V_{ref} . Changes in the output power induce changes in the duty cycle of the converter and, hence, the drain bias and the output power is regulated to the specified reference value. The efficiency of the PA with the closed-loop power control and with constant input power of 12 dBm is measured and is shown in Fig. 8 over the output power range of 15–20 dBm. The gate-bias voltage is kept at -1 V.

Several curves are compared in Fig. 9. The curve with the lowest overall efficiency is measured for constant drain bias, while the output power is varied. The highest efficiency curve,

with an average drain efficiency of 62.3%, is measured for the PA alone where the drain bias is varied manually. The solid line with an average efficiency of 60.4% is obtained with the entire closed-loop circuit from Fig. 1 and the loss due to the connectors and coupler calibrated out. The dotted curve shows the slightly lower measured total efficiency that includes the connector loss, which can easily be eliminated by fabricating the PA and coupler/detector circuit on the same substrate.

The average efficiency is calculated from measured data as an unweighted average, and a summary is as follows:

$$\begin{aligned}\eta_{PA} &= 62.3\% \\ \eta_{loop} &= 60.4\% \\ \eta_{loop,connectors} &= 50.7\% \\ \eta_{constant V_{ds}} &= 41.5\%\end{aligned}$$

where η_{PA} is the drain efficiency of the class-E PA at optimal bias and constant input power, η_{loop} is the efficiency of the entire closed loop for the same conditions, $\eta_{loop,connectors}$ is the measured efficiency that includes the coupler and connector losses, and $\eta_{constant V_{ds}}$ is the efficiency of the PA for constant drain bias and varying input power. The final conclusion of the work presented in Fig. 9 is that the average efficiency is increased by a factor of 1.46 when efficient dynamic biasing is used in the feedback loop of an efficient PA, assuming a uniform power probability distribution. The effect would be more dramatic for a low-efficiency PA and for signals that have more occurrences of lower power levels. For any other probability density function of power distribution, the corresponding improvement can be calculated from the curves in Fig. 9.

V. CONCLUSION AND DISCUSSION

In summary, this paper has presented a 10-GHz class-E PA with a dynamic drain bias control that allows efficient operation over a range of output power levels. The efficiency, averaged over the output power range, is increased from 41.5% to 60%, including the losses in the adaptive dc-dc converter. The PA includes a coupler/detector self-assessment circuit at the output port, and is pre-characterized to provide a reference voltage function for bias optimization.

It is relevant to compare the heat dissipation for the PA with and without dynamic bias control. For a uniform probability distribution function of the output power in the given range, the constant-drain bias PA dissipates 88 mW on average, while the dynamically biased PA dissipates 45 mW, or around a factor of two less.

This paper has demonstrated one possible optimization process using dynamic biasing, namely, maintaining high efficiency over a range of output powers. Clearly, for applications that require very high linearity (e.g., CDMA), this highly compressed PA mode is not suitable. The method, however, is quite general, and other PA improvements under current development are gate-bias control for temperature stabilization, bias control for increasing average efficiency for input signals with varying envelopes, and bias control for linearity.

REFERENCES

- [1] F. H. Raab, P. Azbeck, S. Cripps, P. B. Kenington, Z. B. Popović, N. Potheary, J. F. Sevic, and N. O. Sokal, "Power amplifiers and transmitters for RF and microwave," *IEEE Trans. Microwave Theory Tech.*, vol. 50, pp. 1527–1530, Mar. 2002.
- [2] T. Itoh, G. Haddad, and J. Harvey, *RF Technologies for Low Power Wireless Communications*. New York: Wiley, 2001, pp. 195–203.
- [3] M. Weiss, F. Raab, and Z. Popović, "Linearity of X-band class-F power amplifiers in high-efficiency transmitters," *IEEE Trans. Microwave Theory Tech.*, vol. 49, pp. 1174–1179, June 2001.
- [4] G. Hanington, P. Chen, P. Asbeck, and L. Larson, "High-efficiency power amplifier using dynamic power-supply voltage for CDMA applications," *IEEE Trans. Microwave Theory Tech.*, vol. 47, pp. 1471–1476, Aug. 1999.
- [5] M. Ranjan, K. H. Koo, G. Hanington, C. Fallesen, and P. Asbeck, "Microwave power amplifiers with digitally-controlled power supply voltage for high efficiency and linearity," in *IEEE MTT-S Int. Microwave Symp. Dig.*, 2000, pp. 493–496.
- [6] J. Staudlinger, B. Gilsdorf, D. Newman, G. Sadowiczak, R. Sherman, and T. Quach, "High efficiency CDMA RF power amplifier using dynamic envelope tracking technique," in *IEEE MTT-S Int. Microwave Symp. Dig.*, vol. 2, 2000, pp. 873–876.
- [7] F. Raab, B. Sigmon, R. Myers, and R. Jackson, "L-band transmitter using Kahn EER technique," *IEEE Trans. Microwave Theory Tech.*, vol. 46, pp. 2220–2225, Dec. 1998.
- [8] N. O. Sokal and A. D. Sokal, "Class-E: A new class of high-efficiency tuned single-ended power amplifiers," *IEEE J. Solid-State Circuits*, vol. SSC-10, pp. 168–176, June 1975.
- [9] I. A. Popov, "Switching mode of single-ended transistor power amplifier" (in Russian), *Poluprovodnikovye Pribory V Tekhnike Svyazi*, vol. 5, 1970.
- [10] T. Mader and Z. Popović, "The transmission-line high-efficiency class-E amplifier," *IEEE Trans. Microwave Guided Wave Lett.*, vol. 5, pp. 290–292, Sept. 1995.
- [11] E. Bryerton, M. Weiss, and Z. Popović, "Efficiency of chip-level versus external power combining," *IEEE Trans. Microwave Theory Tech.*, vol. 47, pp. 1482–1485, Aug. 1999.
- [12] S. Pajić and Z. Popović, "An efficient X-band 16-element spatial combiner of switched mode power amplifiers," *IEEE Trans. Microwave Theory Tech.*, vol. 51, pp. 1863–1870, July 2003.
- [13] R. Erickson and D. Maksimović, *Fundamentals of Power Electronics*, 2nd ed. Norwell, MA: Kluwer, 2000.
- [14] B. Arbetter, R. Erickson, and D. Maksimović, "DC-DC converter design for battery-operated systems," in *IEEE Power Electronics Specialists Conf. Rec.*, 1995, pp. 103–109.
- [15] D. Maksimović, "Design of the zero-voltage-switching quasisquare-wave resonant switch," in *IEEE Power Electronics Specialists Conf. Rec.*, 1993, pp. 323–329.



Narisi Wang (S'00) received the B.S. degree in electrical engineering from the Beijing University of Posts and Telecom, Beijing, China, in 1999, the M.S. degree in electrical engineering from Colorado State University, Fort Collins, in 2001, and is currently working toward the Ph.D. degree at the University of Colorado at Boulder. Her master's research concerned mathematical modeling of coaxial probe crack detection.

Her current research is in microwave PAs.



Vahid Yousefzadeh (S'03) received the B.S. degree in electrical engineering from the Amirkabir University of Technology, Tehran, Iran, in 1994, and is currently working toward the Ph.D. degree at the University of Colorado at Boulder.

From 1994 to 2002, he was an Electrical Engineer for the Namvaran Engineering Company and the Bina_Afzar Research Company. His current research is in power management for RF PAs.



Dragan Maksimović (M'89) received the B.S. and M.S. degrees in electrical engineering from the University of Belgrade, Belgrade, Yugoslavia, in 1984 and 1986, respectively, and the Ph.D. degree from the California Institute of Technology, Pasadena, in 1989.

From 1989 to 1992, he was with the University of Belgrade. Since 1992, he has been with the Department of Electrical and Computer Engineering, University of Colorado at Boulder, where he is currently an Associate Professor and Co-Director of the Colorado Power Electronics Center (CoPEC). His current research interests include power electronics for low-power portable systems, digital control techniques, and mixed-signal integrated circuit design for power management applications.

Dr. Maksimović was the recipient of the 1997 National Science Foundation (NSF) CAREER Award and a IEEE Power Electronics Society Transactions Prize Paper Award.



Srdjan Pajić (S'02) received the Dipl. Ing. degree from the University of Belgrade, Belgrade, Yugoslavia, in 1995, the M.S. degree from the University of Colorado at Boulder, in 2002, and is currently working toward the Ph.D. degree in electrical engineering at the University of Colorado at Boulder.

From 1995 to 2000, he was a Research and Design Engineer with IMTEL Microwaves, Belgrade, Yugoslavia, where he was involved with the development of PAs for a radio and television broadcast system. His research interests include high-efficiency microwave PAs for active antennas, linear PAs for wireless communications, and quasi-optic power-combining techniques.



Zoya B. Popović (S'86–M'90–SM'99–F'02) received the Dipl. Ing. degree from the University of Belgrade, Serbia, Yugoslavia, in 1985, and the Ph.D. degree from the California Institute of Technology, Pasadena, in 1990.

Since 1990, she has been with the University of Colorado at Boulder, where she is currently a Full Professor. She has developed five undergraduate and graduate electromagnetics and microwave laboratory courses and coauthored (with her father) the textbook *Introductory Electromagnetics* (Upper Saddle River, NJ: Prentice-Hall, 2000) for a junior-level core course for electrical and computer engineering students. Her research interests include microwave and millimeter-wave quasi-optical techniques, high-efficiency microwave circuits, smart and multibeam antenna arrays, intelligent RF front ends, RF optical techniques, batteryless sensors, and broad-band antenna arrays for radio astronomy.

Dr. Popović was the recipient of the 1993 Microwave Prize presented by the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) for the best journal paper. She was the recipient of the 1996 URSI Isaac Koga Gold Medal. In 1997, Eta Kappa Nu students chose her as a Professor of the Year. She was the recipient of a 2000 Humboldt Research Award for Senior U.S. Scientists from the German Alexander von Humboldt Stiftung. She was also the recipient of the 2001 Hewlett-Packard (HP)/American Society for Engineering Education (ASEE) Terman Award for combined teaching and research excellence.