

Abstract This paper presents a high-power, high-efficiency PA design method that integrates a fundamental-frequency pulsed harmonic impedance centering technique to accomplish a high-efficiency, non-matched circuit and full-wave FEM modeling for a 3D model of a peripheral GrayN transistor. This characterization method, a load-pull technique, is used to extract a dramatic improvement in the harmonic termination conditions. The load pull results show an 8% efficiency improvement over the best-case harmonic termination method, verified by design and measurement of a 36-W class-1 PA prototype at 2.1 GHz with 1% drain efficiency and 14.5 dB gain (7% PAE) in pulse operation.

Index Terms - harmonic load pull, class-F, inverse

I. INTRODUCTION

High-efficiency microwave power amplification is achieved by shaping transistor voltage and current waveforms across the active device [1]. For example, odd-harmonic open circuit and even-harmonic short circuit terminations result in squaring of the drain voltage waveform and peaking of the drain current waveform [2]. Class-F (voltage squaring) operation has been used to achieve more than 80% PAE at 2 GHz with 16.5 W output power [3] by controlling impedance at the 2nd, 3rd, and 4th harmonic. [4] suggests that Class-F<sup>-1</sup> (current squaring) operation provides benefits including higher fundamental load impedance and reduced sensitivity to transistor on-resistance. Class-F<sup>-1</sup> also benefits from strong 3rd harmonic drain current components generated when the drain voltage descends below the knee voltage [5].

Most non-linear transistor models fail to accurately reproduce transistor behavior at harmonic frequencies and under heavy gain compression. In other cases nonlinear models are not available. Therefore, load pull [6] is commonly used in conjunction with analytical methods in the design of high-power PAs. Traditional load pull makes use of mechanical tuners to vary drain and gate impedance. Transistor performance is measured over a constellation of fundamental frequency impedances while harmonic impedances are allowed to vary arbitrarily. Elaborate active and passive harmonic load pull techniques [7] are available but are less common and significantly more expensive.

In this paper we describe a simple, low cost method for control and systematic variation of harmonic impedances based on the block diagram of Fig. 1. By convention, fundamental frequency output impedance is referenced to plane P3 and harmonic frequency impedances are referenced to plane P1. This reference plane is intrinsic to the device at the output of








Fig. 1. Block diagram of the PA design methodology. The virtual drain (V.D.) is a critical design element for high-efficiency operation. The package reference plane (P3) is the reference plane for the load pull design. The fundamental load pull tuner (F.L.P.T.) is used to vary the fundamental load impedance at the output of the transistor.

the transconductance, and is referred to as the virtual drain. Harmonic terminations must be referenced to this plane to achieve the high-efficiency modes described in the literature. Fig. 2 shows the position of reference planes P2 and P3 from Fig. 1 for two packaging configurations. Full-wave electromagnetic analysis of these configurations, presented in Section 2, is used to calculate the impedance at the










Fig. 6. Fundamental frequency and efficiency contours referenced to  $P_3$  showing the best results in the harmonic termination conditions. The efficiency and maximum power are both indicated next to the corresponding termination.




Fig. 7. Power and efficiency contours plotted on the Smith chart with the fundamental in the center. The contours are for the 2nd and 3rd harmonic terminations.

to achieve each harmonic termination. The highest efficiency region (77 %) is achieved with 2nd harmonic nearest an open circuit (blue). In this case the 3rd harmonic was not explicitly controlled, but was fixed at a capacitive impedance.

Next we investigate the impact of 3rd harmonic control. Another output prematch circuit was designed to terminate 2nd and 3rd harmonics in an open and short at P1, respectively (the class-F<sup>-1</sup> condition). Fig.7 compares results from this measurement to the 2nd-harmonic-only measurement of Fig. 6. Intentional termination of the 3rd harmonic increases transistor drain efficiency by 8 % without reducing output power.

A prototype PA was designed using results of the measurements in Fig. 7, shown in shown in Fig. 8. A fundamental load impedance of  $10 + j6 \Omega$  was presented at plane P3




Fig. 8. Photograph of the fabricated class-F<sup>-1</sup> PA prototype with 8 % drain efficiency at 2.14 GHz.

with 0.27 dB insertion loss in the output matching circuit. 2nd and 3rd harmonic impedances approximate an open and short at plane P1 similar to those shown Fig. 7. Output power of 36 W was measured with 14.5 dB gain and 81 % drain efficiency, or 78 % PAE at 2.14 GHz, consistent with load pull characterization results.

## V. CONCLUSION

The analysis in Section 2 shows that harmonic terminations of high-performance devices can be impacted by output matching. In such cases the results of Section 4 indicate that transistor performance will change significantly based on the harmonic environment. A method has been presented to systematically sweep harmonic termination, resulting in a very high-efficiency class-F<sup>-1</sup> PA prototype.

## VI. ACKNOWLEDGEMENTS

This work was supported by the National Science Foundation under Grant No. 0903001.

## REFERENCES

- [1] F. Raab, "Aspects of class-F power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 3, pp. 814-820, Mar 2002.
- [2] F. Raab, "Class-F power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 49, no. 8, pp. 146-214, Aug 2001.
- [3] D. Schmezzler, L. Long, and M. T. C. Lee, "A 100 W class-F power amplifier at 2.14 GHz with 81 % PAE," *Solid-State Circuits, IEEE Journal of*, vol. 42, no. 10, pp. 2130-2136, Oct 2007.
- [4] Y. Y. Yang, N. Kim, and J. Kim, "Analysis and design of high-efficiency class-F power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 54, no. 5, pp. 1969-1977, May 2006.
- [5] S. Cripps, "Power amplifiers for wireless communications," *Cantabridge University Press*, 2002.
- [6] S. Pajic, "Robust design method for class-F amplifiers for microwave applications," *Bonn University*, 2005, [http://charon.d.technik.uni-bonn.de/~pajic\\_theses/Pajic\\_thesis.pdf](http://charon.d.technik.uni-bonn.de/~pajic_theses/Pajic_thesis.pdf).
- [7] M. Camarero, "The power of the class-F amplifier," *Measurement Magazine*, vol. 10, no. 3, pp. 34-39, Jun 2007.
- [8] TriQuint Semiconductor, "Class-F power amplifier," accessed 2/16/2008, [http://www.triquint.com/prod\\_serv/proddisp.aspx?prod\\_id=TGF2023-10](http://www.triquint.com/prod_serv/proddisp.aspx?prod_id=TGF2023-10).
- [9] G. Dambriani, "A class-F power amplifier," *IEEE Transactions on Microwave Theory and Techniques*, vol. 36, no. 7, pp. 115-119, Jul 1988.
- [10] "RF701 datasheet," <http://www.onsemi.com/pdf/datasheet/701.pdf>.
- [11] N. Lopez, "A class-F power amplifier," *IEEE Annual Symposium*, IEEE Annual, Oct 2009, pp. 1-4.