

Fig. 2. ADS layout of a 50-Ω CPW line with $\lambda/4$ shunt shorted stub and $\lambda/10$ spaced underpasses, currently in fabrication. Labeled line width, gap width, and ground width are the same everywhere in this layout.

line so that the radiation boundary can be properly set up a distance $\lambda/10$ away. The shorted stub of Fig. 2, e.g., requires 8.35 hours to solve in Sonnet and 2.82 in HFSS with a full stack-up using a computer with 16 GB of RAM and an Intel i7 3.4 GHz processor.

To reduce simulation times, the stack-up is simplified by combining the two dielectric layers between Metal-2 and Metal-1 into a single homogeneous effective dielectric with a relative permittivity of 4.55 (1% below weighted average). Similarly with the layers at Metal-1 and below, but not including Si, a second effective dielectric layer with relative permittivity 6.1 is included in the simulations (29% below weighted average). The Si thickness was reduced to 600 μm by 44%. These changes have little effect on performance, but decrease simulation times by about 95% for complicated geometries.

Underpasses are added at varying intervals with necessary adjustments to produce varying impedance transmission lines, summarized in Table I. For the 50-Ω line with $\lambda/10$ spacing, plots of loss and $|S_{11}|$ for $Z_L = 15 \Omega$ are included in Fig. 3.

TABLE I. Varying Impedance Transmission Line Dimensions

ϵ_{re}		Underpass Spacing	Z_0	HFSS	
HFSS	Sonnet			Line Width	Gap Width
4.96	5.06	none	50 Ω	40 μm	23 μm
5.61	5.38	$\sim \lambda/20$	50 Ω	40 μm	28 μm
5.20	5.18	$\sim \lambda/10$	50 Ω	40 μm	25 μm
5.11	5.01	$\sim \lambda/4$	50 Ω	40 μm	24 μm
4.83	5.05	$\sim \lambda/10$	30 Ω	74 μm	8 μm
4.83	4.95	$\sim \lambda/10$	75 Ω	16 μm	37 μm

Sonnet gives a resonant spike around 28 GHz due to the PEC boundaries imposed by the simulation method. The disagreement between the two simulations is about 0.5 dB in $|S_{11}|$, 0.2 dB/mm in loss, with a nearly identical phase response (not plotted). It is found that each underpass adds about one effective degree of electrical line length. The ground plane width is also varied from 50 μm to 150 μm , with 100 μm chosen as the smallest distance that still gives expected performance.

The tee junction from Fig. 2 is simulated, separately from the entire circuit, in HFSS and Sonnet. Fig. 4 shows the tee and stub results. S-parameters demonstrate relatively good agreement between HFSS and Sonnet. Greater loss improves matching because more power is dissipated rather than reflected. Footprint miniaturization was studied on a four-turn




Fig. 3. (a) Loss (dB/mm) and (b) $|S_{11}|$ comparison between HFSS (gap = 25 μm) and Sonnet (gap = 21 μm) of a 50-Ω line with $\lambda/10$ underpass spacing. (a) is terminated in a 50-Ω load and (b) in a 15-Ω load.




Fig. 4. HFSS and Sonnet S-parameters of: (a) tee junction and (b) quarter-wave shorted stub.

half-wavelength meander line with 100 μm ground plane width between lines requiring a 28 μm gap width to maintain 50-Ω characteristic impedance. In addition, they are about 20% shorter due to coupling. As width between lines increases, the meander line length approaches a half-wavelength, as expected. Lumped components are also investigated. Using the stack-up of Fig. 1, 0.3 fF/ μm^2 is expected for the capacitors. An HFSS simulated 60 μm x 80 μm DC blocking capacitor, e.g., has a capacitance of 1.55 pF at DC (1.44 pF calculated) and 1.46 pF at 10 GHz. Sonnet results in a DC capacitance of 1.58 pF for the same capacitor.

ACKNOWLEDGMENT

This work is supported under the Assistant Secretary of Defense (ASD) for Research and Engineering Contract No. FA8721-05-C-0002 and/or FA8702-15-D-0001. Any opinions, findings, conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the ASD.

REFERENCES

- [1] R. Leblanc, N. S. Ibeas, A. Gasmi, F. Auvray, J. Poulain, F. Lecourt, G. Dagher, and P. Frijlink, "6w ka band power amplifier and 1.2db nf x-band amplifier using a 100nm gan/si process," in 2016 IEEE CSICS, Oct. 2016, pp. 1–4.
- [2] L. Pattison, T. Boles, N. Tuffy, and G. Lopes, "Improving gan on si power amplifiers through reduction of parasitic conduction layer," in 2014 9th EuMIC, Oct. 2014, pp. 92–95.
- [3] J. Kim, H. Park, D. Kim, M. Lee, K. Seo, and Y. Kwon, "Rf parametric study on algan/gan hemts on si-substrate for millimeter-wave pa," in 2013 APMC Proceedings, Nov. 2013, pp. 775–777.
- [4] T. E. Kazior, J. R. LaRoche, and W. E. Hoke, "More than moore: Gan hemts and si cmos get it together," in 2013 IEEE CSICS, Oct. 2013, pp. 1–4.
- [5] K. C. Gupta, R. Garg, I. Bahl, and P. Bhartia, Microstrip Lines and Slotlines. Boston, MA: Artech House, 1996, pp. 375–451.