

I²C EEPROM

- Why EEPROM?
 - Non-volatile memory
 - In-circuit programming/erasing
 - Inexpensive
- Applications
 - Speed dial on phone
 - Retain settings on car, TV, other devices
- Device contains a tunneling dielectric
- Erased state is when the bit cell is storing a '1'
- ~20V is generated by internal charge pump in order to program the device

October 21, 2009

1


I²C Overview

- I²C = IIC = Inter-Integrated Circuit
- Synchronous bi-directional protocol
- 2-wire interface
 - SCL – Clock
 - SDA – Data
- With standard I²C, up to 16kbits (2KB) of EEPROM maximum on a single I²C bus
- Supports devices such as EEPROM and data converters
- I²C protocol from 1980's
 - Standard (100 kbps)
 - Fast (400 kbps)
 - High-Speed (3.4 Mbps)
- Other related serial interfaces
 - SPI, Microwire, 3-wire, 1-wire, SMBus, CANBUS

October 21, 2009

2

8051 Connections



SCL pull-up somewhat optional in our implementation since 8051 is the only master. If more than one master, must use open drain.

October 21, 2009

3

Implementation

- Hardware
 - Use decoupling capacitor
 - Use pull-up resistors for SCL and SDA
 - Pick two port pins on the 8051
- Firmware
 - Check generation of SCL with oscilloscope, ensure it doesn't exceed maximum bus speed (e.g. 100 kHz)
 - I²C functions for SDCC available on web
 - Can use ACK polling to determine device readiness

October 21, 2009

4

I²C Terms

- Master (8051)
 - Device which initiates all activity on the bus
 - Generates clock for the transfer
 - Generates start and stop conditions
- Slave (EEPROM)
 - Responds to the master's request
- Receiver
 - Reads data on the bus. Can be Master or Slave.
- Transmitter
 - Writes data to the bus. Can be Master or Slave.
- Page Block
 - 2Kbits of data → 256 bytes → 16 pages
- Page
 - 16 bytes (8 byte pages for small EEPROMs like 24C02)

October 21, 2009

5

I²C Protocol – Bus Conditions

Four bus conditions

- Start
 - High to low transition of SDA when SCL is high. Generated by Master only.
- Stop
 - Low to high transition of SDA when SCL is high. Generated by Master only.
- Data
 - Data must be valid when SCL is high
 - Data can change when SCL is low
- ACK
 - Receiver drives this condition

October 21, 2009

6

Start and Stop Definition

- Start
 - High to low transition of SDA when SCL is high. Generated by Master only.
- Stop
 - Low to high transition of SDA when SCL is high. Generated by Master only.

October 21, 2009 Source: Fairchild/National NM24C16/17 Datasheet 7

Data Validity

Data must be valid when SCL is high
Data can change when SCL is low

October 21, 2009 Source: Fairchild/National NM24C16/17 Datasheet 8

Acknowledge Response from Receiver

- Lack of an acknowledge from the receiver can indicate an error or that the receiver is busy

October 21, 2009 Source: Fairchild/National NM24C16/17 Datasheet 9

I²C Protocol – Addressing

Device Type Identifier Device/Page Block Selection

Slave Address

October 21, 2009 Source: Fairchild/National NM24C16/17 Datasheet 10

EEPROM Page Block Selection

A0	1	8	V _{CC}	24XX16: 2KB (8 page blocks)
A1	2	7	WP	24XX08: 1KB (4 page blocks)
A2	3	6	SCL	24XX04: 512 bytes (2 page blocks)
V _{SS}	4	5	SDA	24XX02: 256 bytes
				24XX01: 128 bytes
				24XX00: 16 bytes

24XX16: A2, A1, and A0 are NC (no-connect). Page block is selected using 3 address bits in slave address field of command.

24XX04: A0 is NC (A2:A1 pins identify one of four devices possible on the I²C bus). Device is selected using most significant 2 address bits in slave address byte (these must match the strapping of A2 and A1 pins on the chip). Page block is selected using A0 address bit in slave address field of command.

October 21, 2009 11

EEPROM Internal Address Pointer

For the 24XX16, an 11-bit internal address pointer uniquely identifies the addressed memory cell within the EEPROM

Which page block Which page within the page block Which byte within the page

October 21, 2009 12

